EPSON

EPSON TESTOROM

TECHNICAL MANUAL

PX-8

INTRODUCTION

The EPSON PX-8 is a general-purpose portable computer driven by an incorporated rechargeable battery. Standard features include a micro cassette drive, ROM capsule and RS-232C interface allowing the machine to independently handle a variety of applications. The system can also be expanded by connecting peripheral equipment such as a printer. Long time steady operation has been realized by employing the battery-powered supply system with its large capacity of 1100 mAH. A recharge control circuit to protect the battery from overcharge and an auxiliary battery (90 mAH) for backup have been added to enhance reliability.

TABLE OF CONTENTS

CHAPTER 1 GENERAL DESCRIPTION

CHAPTER 2 PRINCIPLES OF OPERATIONS

CHAPTER 3 OPTION (PRINCIPLES OF OPERATIONS)

CHAPTER 4 DISASSEMBLY/ASSEMBLY

CHAPTER 5 TROUBLE SHOOTING

CHAPTER 6 MAINTENANCE

CHAPTER 7 APPENDIX

CHAPTER 1 GENERAL DESCRIPTION

1.1	Specifications	1-1
1.2	Name of Major Parts	1-4
1.3	Major Parts	1-5
1,4	Interface	1-8
1.5	Connection Cable (option)	1-15

1.1 Specifications

(1) Dimension:

297 mm (width) × 216 mm (depth) × 4 7mm (height)

(2) Weight:

Approx. 2.3 kg

(3) Environment:

Operating

5 ~ 35°C

Recharging

5 ~ 35°C

Temperature Not operating

-20 ~ 60°C (below 30°C for a long period of time)

Storing data

0 ~ 40°C

(not operating)

Operating

10 ~ 80% (non-condensing)

Not operating

5 ~ 85% (non-condensing)

(4) Power:

• Consumption:

Approx. 325 mW (when micro cassette, speaker, ROM capsule,

RS-232C, SERIAL are not operating)

Battery:

Humidity

Two Ni-cd rechargeable batteries

	Main battery	Auxiliary battery
Voltage	4.8V	4.8V
Capacity	1100 mAH	90 mAH
Charging current	330 mA MAX.	10 mA MAX.
Charging voltage	5.6 ~ 6.4V	5.7 ~ 6.0V

AC adapter output:

6 0V, 600 mA

(5) Keyboard:

72 keys (include 9 function keys).

3 mode indication lamps

(6) LCD:

480 (width) × 64 (height) dots (80 × 8 characters per screen)

1/64 duty, adjustable VIEW ANGLE

(7) Microcassette™:

Tape speed

2.4 cm/s

Drive:

Center capstan

Track

Two-truck, one-channel

Frequency characteristic

315 ~ 4KHz

Data file

Sequential file with directory

(8) Interface

RS-232C:

Connector

8-pin mini-DIN connector

Voltage

± 8V (ON/OFF control by software)

Transmission speed

75 ~ 19200 BPS

Mode

Full duplex/half duplex

SERIAL:

Connector

8-pin mini-DIN connector

Voltage

 \pm 8V (ON/OFF control by software)

Transmission speed

150, 600, 4800, 38.4K BPS

Speaker:

Audio response controlled by software or by micro cassette

(with adjustable volume)

Analog input:

Input voltage

 $0 \sim 2.0 V$

A/D converter

6-bit (Resolution: approx. 0.03V)

Bar code:

Can connect to high-resolution (0.19mm) or low-resolution

(0.33mm).

(9) CPU and memory

Main CPU:

2-80, 2.45MHz

Slave CPU:

6303, 614kHz

Auxiliary CPU:

7508, 200kHz (with battery backup)

Main RAM:

64kB D-RAM (with battery backup)

Video RAM:

6kB static RAM (with battery backup)

ROM:

32kB

ROM capsule:

Two capsules can be incorporated.

(8 ~ 32kB per capsule)

1.1.1 Available models

The following models are available for this computer. However, major differences among these models are restricted to keyboard and AC adaptor specifications, the internal hardware is the same.

Table 1-1

Model	Keyboard	AC adaptor
H101A AA	ASCII (U.S.A.)	H00AAA: 120V 60 Hz
H101A AC	ASCII	H00AAA: 120V 60 Hz, H00AAU-B: 240V 50 Hz, H00AAU-A: 240V 50 Hz
H101A BA	HASCII (U.S.A.)	H00AAA: 120V 60 Hz
H101A UA	England	H00AAU-A: 240V 50 Hz
H101A FA	France	H00AAF: 220V 50 Hz
H101A GA	Germany	H00AAG: 220V 50 Hz
H101A SA	Sweden	H00AAG: 220V 50 Hz
H101A DA	Denmark	H00AAG: 220V 50 Hz
H101A NA	Norway	H00AAG: 220V 50 Hz

1.1.2 Specifications of option

Optional features are summarized in the table below. They provide you with system expansion to meet your specific demands or flexible system configuration by using universal option.

Table 1-2

Nam e	Application/Description
#723 cable For floppy disk drive (serial)	
#724 cable	For acoustic coupler (RS-232C)
#725 cable	For printer (RS-232C)
#726 cable	Null modem (for interconnection between two EPSON PX-8 computers via RS-232C interfacing)
CX-20/21	Acoustic coupler
PF-10	3.5 inch floppy disk drive
TF-15/TF-20	5.25 inch floppy disk drive
RAM DISK UNIT	Additional 120/60 kB RAM
UNIVERSAL UNIT	A through-hole circuit board and a case
MODEM UNIT	Built-in modem (for U.S.A. only)
MULTI UNIT	RAM + MODEM (for U.S.A. only)
EPSON PRINTER	Verious models with RS-232C interface

1.2 Names of Major Parts




Table 1-3 Major Component

No.	Name
1	VIEW ANGLE VOLUME (adjustable view angle due to temperature complement)
2	Microcassette (program load/save and sound generation)
3	LCD panel unit
4	LCD panel open switch
5	Keyboard unit
6	Battery cover (to replace main battery)
7	ROM cartridge cover (for replacement of ROM capsule, and INITIAL RESET)
8	Reset switch
9	Speaker volume (internal/external speaker volume adjustment)

No.	Name	
10	Power switch	
11	Speaker output (for external speaker)	
12	Analog input interface (analog input/joystick)	
13	Bar code reader interface	
14	RS-232C interface (for connection to acoustic coupler/printer, etc.)	
15	High-speed serial interface (for connection to floppy disk drive)	
16	Expansion interface (for connection to optional unit/universal unit)	

1.3 Major parts

The main unit consists of five parts and a case as shown in Fig. 1-2.

1 MAPLE board

A control board realizing compact size and low power consumption with CMOS, flat package type multifunction gate arrays and various chips on it.

Micro cassette

Consists of control board and driving mechanism. Reads and writes data from and to the tape.

3 Keyboard

Has 72 keys on it (73 keys for Japanese use), 9 of which are function keys. Also has three indicators which show the input mode.

4 LCD

Consists of 480 (width) x 64 (height) dots, can display a total of 480 characters.

⑤ Main battery

A rechargeable Ni-cd battery with a capacity of 1100 mAH. It supplies power necessary for the normal circuit operation.






Fig. 1-2

1.3.1 MAPLE board

Power consumption is considerably reduced by employing power-saving C-MOS. On-board integration has become easy by employing customized LSIs and chips. Although both sides of the boards are utilized, the back side mainly includes chips such as resistors and capacitors.



Front view



(2)

Rear view

Fig. 1-3

External interfaces (shown in Table 1-4) and two ROM capsules on the board provide a system configuration suitable for your needs or implementation of an application program. An auxiliary rechargeable battery of 90 mAH is also incorporated which supplies power in order to ensure normal circuit operation when the voltage of the main battery falls down below a certain value.

Table 1-4 External Interfaces

Item	Function	Note
RS-232C	110 ~ 19200 BPS, RS-232C level	Operator-selectable: transmission speed, X-ON/OFF, etc.,
SERIAL	38400 BPS MAX., RS-232C level	Operator-selectable: transmission speed, X-ON/OFF, etc.,
Bar code	Read at TTL level	Read program and bar code reader are required.
Analog input	Analog or joystick input (with trigger)	Analog input line has +5V pull up function.
External speaker	0 ~ 6V output	8Ω 0.2W

1.3.2 Microcassette

The microcassette consists of a control board and drive mechanism. Operations such as FF, REW, etc. are controlled by software, resulting in high reliability compared with manual control. Increased chip implimentation has permitted a reduction in size of the control board.

This cassette drive operates at a tape speed of 2.4 cm/s, and reads or writes data effectively utilizing a tape counter and directory which contains file names, file starting addresses, etc.






Fig. 1-4

Mechanical components include a tape drive motor and its driving mechanism, R/W heads and their mechanisms, reels, etc. The control board controls the revolving speed of motor, load/unload of R/W heads and R/W operation.

To enable sound output, it provides signals to an internal or external speaker after amplifying them twice. For reading data, duplicated amplification circuits eliminate high frequency component (noise) and detect the peak of signal to ensure highly reliable sound output.

1.3.3 Keyboard

Matrix keyboard uses mechanical contact switches. Switches, reverse-current protection diode and mode indication LED lamps are implemented on the control board.



Fig. 1-5

1.3.4 LCD

The LCD is a twist pneumatic (TNM) effect type liquid-crystal display. The screen angle can be changed arbitrarily. VIEW ANGLE volume is provided to correct the change of liquid crystal display condition caused by temperature rise or fall.




Fig. 1-6

1.3.5 Main battery

The main battery is Ni-Cd with a nominal voltage of 4.8V. When the battery is fully charged, the voltage is 5.0V or more, enough to provide power for circuit operation. The battery can be easily removed and replaced by removing the battery cover on the bottom of the unit.



Fig. 1-7

1.4 Interface

As shown in Table 1-3, the unit has eleven connectors: among them, CN3, CN4 and CN5 have a slide-lock mechanism.

Table 1-5 Interface Connectors

Name	Number of pins	Function	
CN1	3	AC adapter connection interface	
CN2	2	Main battery connection interface	
CN3	20	Incorporated microcassette interface	
CN4	22	Keyboard interface	
CN5	16	LCD interface	
CN6	8	High speed serial interface	
CN7	8	RS-232C interface	
CN8	50	Expansion interface	
CN9	3	Bar code reader interface	
CN10	3	Analog input interface	
CN11	2	External speaker interface	

Note: CN5 is integrated on the back of MAPLE board.

Table 1-6 CN1 (AC Adaptor) Pin Assignments

Pin No.	Signal name	Definition
1	VCH	Charging voltage
2		Undefined
3	GND	Ground





Table 1-7 CN2 (Battery Connection) Pin Assignments

Pin No.	Signal Name	Definition
1	VB	Main battery voltage
2	GND	Ground



Table 1-8 CN3 (Incorporated Microcassette) Pin Assignments



Pin No.	Signal Name	Definition
1	VLSW	Circuit voltage supply (through read gate)
2	VLR	Circuit voltage supply (read amp. power supply)
3, 4	GND	Ground
5	RDSP	Sound output of read data
6	WE	
7	RDMC	Read signal
8	WD	Write data
9	нмт	Head pinch motor control
10	CNTR	Counter
1 1	мт в	Capstan motor drive control
12	MTA	Capstan motor drive control
13	HSW	Head switch status
14	MTC	Capstan motor speed control
15, 16	VBSW	Battery voltage supply (for motor)
17	ERAH	Erase signal
18, 19, 20	GND	Ground

Table 1-8 CN3 (Incorporated Microcassette) Pin Assignments



Pin No.	Signal Name	Definition
1	VLSW	Circuit voltage supply (through read gate)
2	VLR	Circuit voltage supply (read amp. power supply)
3, 4	GND	Ground
5	RDSP	Sound output of read data
6	WE	
7	RDMC	Read signal
8	WD	Write data
9	нмт	Head pinch motor control
10	CNTR	Counter
1 1	мт в	Capstan motor drive control
12	MTA	Capstan motor drive control
13	HSW	Head switch status
14	MTC	Capstan motor speed control
15, 16	VBSW	Battery voltage supply (for motor)
17	ERAH	Erase signal
18, 19, 20	GND	Ground

Table 1-9 CN4 (Keyboard Interface) Pin Assignments



Pin No.	Signal Name	Definition
1	KSC 0	Key scan signal
2	KSC 1	Key scan signal
3	KSC 2	Key scan signal
4	KSC 3	Key scan signal
5	KSC 4	Key scan signal
6	KSC 5	Key scan signal
7	KSC 6	Key scan signal
8	KSC 7	Key scan signal
9	KSC 8	Key scan signal
10	KRTN 0	Key return signal
11	KRTN 1	Key return signal
12	KRTN 2	Key return signal
13	KRTN 3	Key return signal
14	KRTN 4	Key return signal
15	KRTN 5	Key return signal
16	KRTN 6	Key return signal
17	KRŤN 7	Key return signal
18	LED 0	CAPS LOCK MODE
19	LED 1	NUMERIC MODE
20	. LED 2	INSERT MODE
21, 22	GND	Ground

Table 1-10 CN5 (LCD Interface) Pin Connections



Pin No.	Signal Name	Definition
1	VLD	Circuit voltage: +5
2	YDO	Y data
3	YSCL	Y shift clock
4	YSPU	Speed up signal
5	YDIS	Y display signal
6	FS	Frame signal
7	LP	Latch pulse signal
8	XECL	X enable clock
9	XSCL	X shift clock
10	XD0	X data 0
11	XD1	X data 1
12	XD2	X data 2
13	XD3	X data 3
14	GND	Signal ground
15, 16	· VL	Circuit voltage


^{*} View from the rear side of the board.

Table 1-11 CN6 (High Speed Serial Interface) Pin Connections



Pin No.	Signal Name	Definition
1	GND	Signal ground
2	PTX	Transmit data (output)
3	PRX	Receiving data (input)
6	PIN	Receiving mode (input)
7	POUT	Transmit mode (output)
E	FG	Chassis ground

Table 1-12 CN7 (RS-232C Interface) Pin Assignments



Pin No.	Signal Name	Definition
1	GND	Signal ground
2	TXD	Transmit data (output)
3	RXD	Receiving data (input)
4	RST	Request-to-send (output)
5	CTS	Clear-to-send (input)
6	DSR	Data set ready (output)
7	DTR	Data terminal ready (output)
8	CD	Carrier detect
E	FG	Chassis ground

Table 1-13 CN8 (Expansion) Interface

49 [3	Ξ	=	==	Ξ	=	Ξ	=	=	=	=	Ξ	Ξ	Ξ	:	÷	ĕ	51 2		
50	***	-		^	•••	~	~		-			-	-		-	-	47	_	-

Pin No.	Signal Name	Direction	Definition
1	AB12	0	Address bus *2
3	AB14	0	Address bus 14
5	AB 1	0	Address bus 1
7	AB15	0	Address bus 15
9	AB 4	O	Address bus 4
11	AB 6	0	Address bus 1
13	AB10	0	Address bus 10
15	AB 8	0	Address bus 8
17	DB 0	1/0	Data bus 0
19	DB 2	1/0	Data bus 2
21	DB 4	1/0	Data bus 4
23	DB 6	1/0	Dat bus 6
25	BURQ	0	: Bus request
27	Μī	0	Machine cycle 1
29	VL	0	Circuit voltage: +5V
31	GND	_	Signal ground
33	RŠ	O	Reset
35	RD	0	Read
37	WŔ	0	Write
39	VCH	0	Charging voltage
41	DCAS	0	Data CAS
43	INTEX	I ,	External interruption
45	RXD	ı	Serial received data
47	VB1	0	Battery voltage
49	CG	_	Chassis ground

Pin No.	Signal Name	Direction	Definition
2	AB11	0	Address bus 11
4	AB13	0	Address bus 13
6	AB 2	0	Address bus 2
8	AB O	0	Address bus 0
10	AB 3	0	Address bus 3
12	AB 5	٥	Address bus 5
14	AB 7	0	Address bus 7
16	AB 9	O	Address bus 9
18	DB 1	1/0	Data bus 1
20	DB 3	1/0	Data bus 3
22	DB 5	1/0	Data bus 5
24	DB 7	1/0	Data bus 7
26	BUAK	0	Bus acknowledge
28	WAIT	I	Wait
30	HLTA	0	Halt acknowledge
32	GND	_	Signal ground
34	SPI		Speaker
36	MRQ	0	Memory request
38	CLK	0	2.45 MHz
40	IORQ	0	I/O request
42	DW	0	Data write
44	OFF	0	Initializilng signal of IC "6A"
46	TXD	0	Senal send data
48	BK2	þ	Bank exchange
50	CG		Chassis ground

Table 1-14 CN9 (Bar Code Read Interface) Pin Assignments

Pin No.	Signal name	Definition
1	G	Signal ground
2	+5	Circuit voltage
3	ваот	Bar code reader data



Table 1-15 CN10 (Analog Input Interface) Pin Assignments

Pin No.	Signal name	Definition
1	G	Signal ground
2	ANIN	Analog input
3	TRIG	Analog trigger input





Table 1-16 CN11 (External Speaker Interface) Pin Assignments

Pin No.	Signal name	Definition
1	EXSPG	Speaker ground
2	EXSP	Speaker signal





1.5 Connection Cable (option)

Fig. 1-8 shows in a diagram the information cables for all the available peripheral devices.




Fig. 1-8 Peripheral Device Information Cables


Table 1-17 Information Cables Specific to the PX-8 Computer

No.	Interface	Part No.
#723	High speed serial	Y204080000 (Y204080400JAPAN)
#724	RS-232C	Y204080100 (Y204080500JAPAN)
#725	RS-232C	Y204080200 (Y204080600JAPAN)
#726	High speed serial/RS-232C	Y204080300 (Y204080700JAPAN)
#727	Expansion interface	Y204301000

(1) #723 cable

Usage : Connection to dedicated floppy disk drive

Connector: Round-type miniature, DIN6






Fig. 1-9

#723, simple serial cable, consists of two lines: the send/receive data line and the I/O control line. Therefore, devices which can be connected via this cable are intelligent terminals only (that is, dedicated floppy disk drives) that can be controlled by PIN, POUT.

(2) #724 cable

Usage : Connection to acoustic coupler Connector: Round-type miniature, DB25






Fig. 1-10

This MODEM connector cable conveys RS-232C interface signals.

(3) #725 cable

Usage : Connection to printer with RS-232C interface

Connector: Round-type miniature, DB25







Fig. 1-11

(4) #726 cable

Usage : Connection between two units or more

Connector: Round-type miniature Round-type miniature






Fig. 1-12

An shown in Fig. 1-11, control lines of DSR and DTR, and connected lines of CTS and RTS (connected to CD) are crossing respectively. Therefore, when transmitting data or receiving, both units must open RS-232C interfaces.

(5) #727 cable


Usage : 0

: Connection to optional unit

Connector: ERC-AA50 - 30 (S)



See Page 1-13 CN8 for signals.



CHAPTER 2 PRINCIPLES OF OPERATIONS

2.1	General	2-1
2.2	Power Supplies	2-4
2.3	CPU Operations	
2.4	Clock Generator Circuit	
2.5	Jumper and Switch Setting	
2.6	Reset	
2.7	Keyboard	2-64
2.8	LCD Unit	2-73
	A-D Converter	
2.10	ROM Capsule	2-96
2.11	RS-232C Interface	2-100
2.12	Serial Interface	2-108
2.13	Speaker Circuit	2-111
2.14	Dynamic RAM	2-114

2.1 General

This chapter describes various functions of the main control board (called MAPLE board) which is the center of this computer. The microcassette drive and option units are described in Chapter 3. The MAPLE board uses a diversity of fully customized ICs (referred to as gate arrays throughout this manual), masked ROMs, and other chip elements (resistor, capacitor, transistor, and diode chips) which simplify component mounting. As many CMOS elements as possible have been used in order to lower power consumption. In addition, the computer provides the following features in order to control functions specific to battery powering:

(1) Battery backup:

Protects data in RAM,

(2) Battery distribution (main and auxiliary battery power supplies):

Ensures a more reliable battery backup.

(3) Charge control:

Prevents excess Ni-Cd battery charging.

(4) Power distribution:

Outputs the supply voltages only while the computer is in operation in order to minimize battery consumption.

(5) Low voltage detection:

Automatically changes the main battery to the auxiliary battery supply.

In addition, the computer is provided with a software automatic power-off feature which prevents the battery from being discharged out if the computer is inadvertently left on.

2.1.1 Major Components

The MAPLE board has elements mounted on both the sides. A speaker and elements such as resistor packages, etc. are mounted on one side, while elements such as connectors, switches, and LSI chips, etc. are mounted on the opposite side as shown in Fig. 2-1. Table 2-1 lists major board elements together with a summary of their function.




Fig. 2-1 MAPLE Board Element Layout

Table 2-1 MAPLE Board Major Components

No.	Name	Function	
1	CN11	External speaker connector	
3 CN9		Barcode reader connector	
5 Main CPU		Z80 CPU package	
7 Gate array		GAH40D package	
9	CN7	RS-232C interface connector	
11	CN3	Microcassette interface con- nector	
13	Auxiliary battery	90 mAH backup battery	
15	CN2	Main battery connector	
17	SW2	Reset switch	
19	Gate array	GAH40S package	
21	ROM capsule	(32 kB × 2)	
23	SW4	8-position DIP switch	
25	CN4	Keyboard interface connector	
27	TH1	Thermistor (for temperature sensing)	
29	Serial controller	82C51 package	
31	ROM	32kB ROM	

No.	Name	Function	
2	CN10	Analog signal input conne- ctor	
4	Gate array	GAH40M package	
6 LCD controller		SED 1320 package	
8 CN8		Expansion interface connector	
10 CN6		Serial interface connector	
12	V-RAM	6kB LCD RAM	
14	SW3	Auxiliary battery control switch	
16	CN1	AC adaptor input (charge in- put) connector	
18	F1	Fuse 3A	
20	Sub-CPU	6303 CPU package	
22	SW5	Initial reset switch	
24	D-RAM	64kB×8	
26	4-bit CPU	7508 CPU package	
28	VR1	Speaker volume visual angle adjustment variable resistor	
30	SW1	Power switch	
32	CN5	LCD interface	

2.1.2 System Configuration

PX-8's main components include a main battery; the MAPLE (main) board, which along with control circuitry also contains an auxiliary battery; the LCD unit; the keyboard; and the microcassette drive assembly. The following block diagram demonstrates component configuration.




Fig. 2-2 Computer Configuration

2.2 Power Supply

This computer operates with a rechargeable Ni-Cd battery and is provided with features for minimizing power consumption and controlling battery charge. The power supply is summarized in the following:

Batteries: Two batteries; main and auxiliary, are used.

Auxiliary battery Also supplies the DC 4.8V power. It has a capacity of 90 mAH and backs up the main battery when in a low voltage (discharged) condition.

- Charging circuit: Supplies charging current to the main and auxiliary battery when an AC adaptor is connected. This circuit, which operates in either of two modes; normal and tricle (low current) charges, under the control of a sub-CPU 7508, controls the charging current.
- Voltage detection circuit: Monitors the voltage of the main battery using an internal AD converter. The result is processed by the sub-CPU 7508 to cause the circuit to provide two functions. One is low voltage detection which allows the computer, if it is operating, to display a warning message "CHARGE BATTERY" on the LCD screen, when the battery power (i.e., voltage) falls below a certain level. In addition, this function causes the computer to stop at an appropriate point in the operation in progress. The other function determines the normal charge restart timing; causing a switch from tricle to normal charge when AC adapter is connected.
- Backup circuit: Supplies the power required to maintain data in the RAMs when the power switch is off or the computer is not connected to the AC power line. It also serves to normally operate the circuits which monitor the battery voltage and detect whether power is on.
- ±8V regulator: This voltage regulator supplies DC voltages of +8V required for RS-232C operations. The voltages are generated from the battery voltage (VB) only when the RS-232C or serial interface is used.
- -15V regulator: Supplies a -15V DC voltage used for LCD display control. This voltage is generated from the battery voltage (VB) as long as power is on.
- 5V regulator: Supplies a +5V DC voltage used for the PROM capsule. This voltage is generated from the battery voltage (VB) only when the PROM is accessed. The regulator is provided in order to prevent a transient due to PROM access from directly affecting the VB line.

Other power circuits such as a switching circuit, which supplies the logic circuit power, are located on the MAPLE board, in addition to the above. Fig. 2-3 is a block diagram which summarizes the power supply circuits on the MAPLE board.




Fig. 2-3 Power Circuit Block Diagram

2.2.1 Power On/Off Control

The power circuits are controlled by the 4-bit CPU 7508 which operates under a control program stored in a mask ROM built in it. If the CPU runs away due to some reason (battery power exhaustion for example), therefore, the power supplies are completely out of control. If this occurs, the AC adaptor should be connected to charge the batteries and then SW5 should be pressed to reset the CPU 7508.

2.2.1.1 Power On

The computer is turned on by either of the following:

(1) Setting the POWER switch ON

Setting the POWER switch ON causes pin 23 of CPU 7508 (INTO) to go high (see Fig. 2-4) which interrupts the control program for turning power on.

(2) Programmed power on

Power is automatically turned on regardless of the POWER switch setting when the time specified softwarewise with a "WAKE" command coincides with that of the clock built in CPU 7508.

2.2.1.2 Power Off

Power is turned off by one of the following:

(1) POWER switch OFF

Turning the POWER switch OFF causes pin 23 of the 7508 CPU (INTO) to go low (see Fig. 2-4), interrupting the control program for turning power off.

(2) Low voltage detection

When a low VB line voltage is detected. The 7508 CPU interrupts the main CPU and current processing to be terminated at an appropriate point. At the same time, "CHARGE BATTERY" message display on the LCD screen for 30 seconds. The 7508 CPU then automatically turns power off if the POWER switch is at the ON position.

(3) Automatic (programmed) power off

The computer can be turned off by a software automatic power-off feature which uses the 7508 CPU's built in clock. This feature automatically turns power off when no I/O unit is used for a certain period of time even though the computer is in the key entry mode. Power off timing as follows:

Default: 10 minutes

Specified: 1 to 255 minutes (specified by using the CONFIG command)

The following is a circuit diagram including the power on/off circuit:




Fig. 2-4 Power On/Off Control Circuit

- * The power-off operation involves the following component functions:
 - Microcasette tape drive head unloading
 - Microcassette tape drive power off
 - P-ROM cartridge power off
 - RS-232C power off
 - Barcode reader power off
 - Speaker power off

It also controls the emergency power supply which allows the computer operation sequence in process to be completed and status information to be stored whenever the regular power supply is depleted.

2.2.1.3 Power On/Off Timing

Power on/off has to be controlled by interrupting the sub-CPU 7508. Thus, either timing (the POWER ON or RESET signal) will be a little delayed as shown in Fig. 2-5




Fig. 2-5 Power On/Off Control Circuit

The time delay sequence illustrated in Fig. 2-5 above is only a sample time sequence. The power on/off operation permits any operation sequence in process, including the mechanical operation of an I/O unit (e.g., the microcassette) currently in progress, to be completed and the printer to be reinitialized before the power is off. The length of the illustrated time delay will vary according to which mechanical and/or logic sequence must be completed. The off signal is used to prevent a latch within the gate array.

2.2.1.4 Power On/Off Circuit Operations

Fig. 2-6 shows the circuit. When the POWER switch is set ON or RESET off, or an automatic power on or off is input via software, the sub-CPU control program processes the power on or off as an interrupt using port 70 as follows:

• Power on: P70 of the sub-CPU 7508 going low causes the anode of D15 to go low, turning pin 4 of IC '3E' high. This in turn causes the output at pin 14 of the next inverter, 12D, to go low. This signal is fed to transistors Q6 and Q23 through resistors R29 and D16 respectively, turning them on. This causes the VB (+) voltage to be output at the collector of Q6, supplying the operation voltage (logic circuit voltage: VL) to the elements on the board. The transistor Q23 also supplies the VB(+) voltage to the battery-backed-up elements on the board. Thus, the board is ready to operate. Port 42 of the 7508 sub-CPU controls the backup for the auxiliary battery and can enable or disable conduction through transistor Q20. When port 42 output is high, the low level at pin 11 of IC 3D breaks down zener diode ZD9, holding Q20 in conduction. In this way the LCD drive voltage is insured, the message, "CHARGE BATTERY", will be displayed whenever the main battery output voltage falls to or below the low voltage limit.




Fig. 2-6

Note:

P70: POWER ON signal

High turns power off, and

Low turns power on.

P42: Main → auxiliary battery switching signal

High selects auxiliary battery, and

Low select main battery.

2.2.2 Charging Circuit

Two 4.8V, rechargeable, Ni-Cd batteries are connected to the MAPLE board. The main battery, which is housed the bottom case and can be replaced by loosening a single screw, has the larger capacity of 1100 mAH. Its charging circuit includes an overcharge protection circuit which protects the battery from overcharge by automatically discontinuing charge. The auxiliary battery, which is mounted on the MAPLE board, has a capacity of 90 mAH. A switch is inserted in both the charging circuit and backup line which can disable the backup by the auxiliary battery.

2.2.2.1 Main Battery Charging Circuit




Fig. 2-7 Main Battery Charging Circuit

The charging circuit includes jumper A2 which allows two modes of charging:

When J2 is jumpered...... No Overcharge Protection Control

Jumpering J2 causes the base of transistor Q9 to be always tied to ground, holding it in conduction. This effectively bypasses resistors R3 and R5, inserted in the charging circuit in series, and causes the charging current to be supplied to the battery through transistor Q9, current limiting resistor R1, and reverse-current preventing diode D4. This setting ecuses the battery to be continually charged as long as the AC adaptor is connected. Because of the low current limiting resistance in the mode of operation, the battery is highly liable to overcharge.

When J2 is open Shipment Setting

• When J2 is open, the charge current bypassing transistor Q9 is controlled by the port 41 output of the 4-bit sub-CPU 7508. This CPU has a clock feature built in and maintains port 41 at the low level only for the <u>first eight hours</u> after it detects that the AC adaptor is connected, providing the same charging mode as when the jumper J2 is closed. With port 41 held low, transistor Q33 is cut off, leaving its collector at the high level (The collector is pulled up to the ac adaptor output through the resistor R39.) This maintains transistor Q30 in conduction; the collector is held at the low level, providing the same effect as if jumper J2 were closed.

• When eight hours have elapsed after the ac adaptor is connected to the AC line, port 41 of the 4-bit sub-CPU goes high, cutting off transistor Q9. This puts the circuit in the trickle charging state by inserting the resistors R3 and R5 (combined resistance, 41 ohms) in the charging path in series. The circuit constants are selected in this state so that the battery is substantially not harmed by overcharge, even if the battery is continually charged.

*Reference

Following is the sub-CPU port operation for power control:

Table 2-2 Sub-CPU Port Operation

Port	Direction	Meaning :	Signal level	Function
P00	IN	Power switch	Low	Power switch "OFF" interruption (H \rightarrow L: \square)
		interruption	High	Power switch "ON" interruption (L → H:f)
200	Out	Main battery	Low	Inactive
P23		voltage detection	High	Active Supply main battery voltage to A/D converter Supply operational voltage to A/D converter
P40	out	Reset	Low	Reset main CPU, slave CPU, etc.
			High	Inactive
P41	Out	Recharging mode	Low	Normal recharging mode
F#	Out	control	High	Trikle recharging mode
P42	Out	Battery back-up	Low	Back-up with main battery
		control	High	Back-up with auxiliary battery
P60	i In	Reset switch	Low	Active source input of "P40" and "OFF"
			High	Inactive
P61	In	AC adapter (re- charging opera- tion) detect	Low	No AC adapter (non recharging condition)
			High	Recharging condition (AC adapter is plugged)
P63	Out	Recharging mode for auxiliary bat- tery	Low	Normal recharging mode
			High	Trikle recharging mode
P70	Out	Powr ON	Low	Power ON
			High	Power OFF
P71	Out	"OFF" signal for	Low	Active (Initialize the '4C' '6A')
		gate array (6A, 4C)	High	Inactive

2.2.2.2 Main Battery Charging

In the following text, the functions of jumper J2 are summarized. Then, the actual main battery charging operations are described based in Fig. 2-8.

(1) J2 jumper

The J2 jumper provides the following functions:

When closed: Disables the charging control; the battery is always charged as long as the AC

adaptor is connected.

When open: Enables the charging control; the battery is charged as follows when the AC

adaptor is connected, depending on whether power is on or off:

When power is on: The normal charge continues for the first 11 hours, and

then the trickle charge is used.

When power is off: The normal charge continues for the first eight hours, and

then the trickle charge is used.

 With jumper 2 open and power off, the circuit remains in the trickle charge mode, after the normal charge, for the first eight hours. However, the circuit automatically returns to the normal charge mode whenever the battery voltage falls below 5V.

(2) Charging Operations

 Fig. 2-8 is a timing diagram which illustrates the main battery charging operation when the charge control is in effect.




Fig. 2-8 Main Battery Charging Operation

Note: Battery voltages and charging currents:

Voltages:

When fully charged: Approx. 5.4V

Low voltage: Approx. 4.5 to 4.8V

Charging currents:

Main battery

Normal charge: 150 to 200 mA

Trickle charge: 40 mA

Auxiliary battery

Normal charge: 10 mA Trickle charge: 1 mA

- Fig. 2-8 illustrates the main battery charging operation from a low voltage. The individual steps of the operation ① through ① are explained in detail in the following:
- ① Situation Low voltage is detected while the computer is used with the AC adaptor connected.

The charging control is enable, and the battery is charged during normal computer use for aperiod of 11 hours. During that time, the battery may not be fully, charged depending on the particular use of the computer. After 11 hours, the charge mode changes to trickle charge in which the battery is charged at a current of approximately 40 mA. The figure shows a charging current of more than 40 mA, indicating that the battery is being discharged.

- ② Situation The battery voltage falls to 5.0V while the computer is used. Since the AC adaptor remains connected, the charge mode is switched back from trickle to normal charge. Sub-CPU 7508 always monitors the battery voltage using an A/D converter and, whenever it detects that the voltage has fallen to 5.0V or below, it automatically switches the mode through port 41. The circuit restores the same charging operation as ① above. The almost linear changes during the normal and trickle charges indicate that the charge and discharge currents remain almost constant during these durations.
- ③ Situation After the AC adapter is disconnected, the computer is used for a while, and then power is turned off.

While the computer is used, the battery power decreases depending on how it is used. After power off, the battery power decreases for backing up the internal circuits.

- Situation The AC adaptor is connected while the power remains off.
 The eight-hour normal charge starts when the AC adaptor is connected. However, it is interrupted four hours after when the adaptor is disconnected. The battery is charged at the normal charge current during this interval regardless of the battery power.
- Situation The normal charge is interrupted by replacing the adaptor connection to another AC line outlet.
- Situation The adaptor is reconnected and the normal charge is resumed.
 The eight-hour normal charge starts again when the AC adaptor is reconnected.
- Note 1: The main battery charging is controlled by detecting connection of the AC adaptor, regardless of the current residual battery power or the past charging operations. The 8- or 11-hour normal charge starts depending on whether power has been turned on or off when the adaptor is connected.
- Note 2: The battery may not be fully charged even though the adaptor is left connected for a long period of time. It is highly likely that the battery will remain below the full charge, especially when high power consuming operations are being performed while the battery charge is in process.

When charging control is disabled

When the charging control feature is disabled, the battery is charged at the normal charge current as long as the AC adaptor is connected. Leaving the adaptor connected for a long time (overcharging the battery) may affect the life of the battery.

2.2.2.3 Auxiliary Battery Charging Circuit

As shown in Fig. 2-9, this circuit allows the user to select, via switch SW3, whether or not to enable charging and discharging (i.e., backup by the auxiliary battery). (SW3 is normally jumpered.)

When SW3 is jumpered, the battery is charged by one of the following three modes:

- When the AC adaptor is connected:
 - The auxiliary battery is charged from VCH through R18.
 - (2) The auxiliary battery is charged from VCH through Q13.
- When the computer is turned on:
 - (3) The auxiliary battery is charged from the LCD power supply.
- Mode (1) is a trickle (low current) charge, which is enabled when the main battery voltage is 5.0V or below.
- Mode (2) is a normal charge which is enabled after low battery voltage (VB) condition is detected. When low voltage is detected, P63 of the sub-CPU 7508 is held low for 8.0 hours, forcing the normal (high current) charge.

The low level at P63 causes a potential dif-

O 7505, DR3.3MB 207 20K ROZ (P70) MAISI iok ≨ 82 ₹as 8525 Auxiliary battery 9₩3 o 1800, 4N 100 -AAS 201 CD power supply. 777 167 0.1 OLO:616 Main TRBY-D battery (from AC adaptor)

Fig. 2-9 Auxiliary Battery Charging Circuit

ference of approximately 6V (VCH voltage), which is AC adapter voltage, to appear across zener diode ZD7, breaking it down (ZD7 is a 3.3V zener diode). This lowers the base voltage of transistor Q13 below the collector voltage, putting the transistor in conduction, and providing the normal charging path from the VCH line through Q13, D12, and R2.

 Mode (3) constantly maintains the auxiliary battery in a fully charged state for emergency (the backup operation from the auxiliary voltage when low voltage is detected). Thus, the battery is continuously charged as long as the LCD power supply is available (whenever power is on) regardless of whether the ac adaptor is connected or not. See 2.2.5.2, LCD Voltage Regulator for details.

2.2.2.4 Charging Timing Detection

The sub-CPU program is designed to control auxiliary battery charging from the AC adaptor using the built-in clock. Connection of the AC adaptor. Port 61 of the sub-CPU goes high whenever the AC adaptor is connected and the main battery is being charged. Since port 61 is connected to the anode of the diode D4 in the charging circuit through the resistor R17, the presence of the VCH voltage can be detected.

2.2.2.5 Protection Against Charging Voltage Supply Failure

An overvoltage detection circuit and a reverse-current blocking circuit are provided in order to protect the batteries and their charging circuits when any abnormal voltage occurs on the output of the ac adaptor; i.e., the charging voltage. The operations of the circuits are described in the following:

(1) Protection against low voltage

The diode inserted in the charging circuit in series prevents reverse current if the charging voltage falls below the battery voltage.

(2) Protection against overvoltage

If the voltage at the cathode of the zener diode (VCH) rises to +7.5V or above, the zener diode breaks down, and protect the overvoltage condition for VB+ line.




Fig. 2-10 Battery Protection Circuit

2.2.3 Low Voltage Detection

The 4-bit sub-CPU always monitors the battery voltage through an AD converter (μ PD7001). When the battery voltage falls to +4.7V or below, the main battery is switched to the auxiliary battery.

2.2.3.1 Battery Voltage Detection Circuit

This circuit monitors the main battery voltage output through fuse F1 as follows:

• The built-in program of the 4-bit sub-CPU 7508 holds port 23 (pin 5) high. This causes IC 12D to hold its pin 11 low, putting transisters Q24 and Q32 in conduction. Q24 feeds the battery voltage (VB) to pin 16 of IC 1D (power terminal pin) to enable the AD converter μPD7001. Q32 feeds VB to the voltage divider (resistors R69 and R57). The divided voltage across R57 is fed to the AN 1 channel input of the AD converter which converts the input voltage to a 6-bit digital value representing a voltage value from 0V to 2.0V in a minimum increment of approximately 32 mV. When the digital value falls to D9H (approx. 1.7V) or below, the sub-CPU detects a low voltage condition.




Fig. 2-11 Battery Voltage Detection Circuit

The voltage supplied to the voltage divider circuit may be considered to be the same as the VB voltage. The current flowing through Q32 is so small that the voltage drop across the transistor is negligible. Thus, the divided voltage fed to the AD converter can be represented by the following expression:

$$V_{OUT} = \frac{VB(V) \cdot R57}{R69 + R57} = \frac{VB \cdot 10000}{27800}$$

The analog output (divider output) voltage equivalent to the digital value of D9H is given by multiplying the voltage represented by the least significant bit (SLB) (32 mV) by 217 (D9H). D9H is equivalent to a voltage of approximately 1.7V at the input terminal AN1, as shown below.

$$E = 2\frac{2}{256} \times 217 = 1.695 \text{ (V)}$$

where 256 voltage represented by LSB.

The VB voltage which causes the divided voltage to be detected to be a low voltage is approximately 4.7V as given by the following expression:

$$VB(x) = \frac{(R69 + R57)}{R57} \times \frac{2}{256} \times 217 \dots = 4.71 \text{ (V)}$$

Note: The above expressions do not take into account any errors such as the divider resistance errors, etc., and they actually include a total error factor of ± 0.1 V.

The above low voltage detection is performed regardless of whether power is on or off. After the after low voltage is detected, port 23 of the sub-CPU (pin 5) is back low to prevent further battery power consumption. While power is off, the voltage is **monitored every 10 seconds**.

2.2.3.2 Voltage Sampling During Power Off

- 12D, pin 11
 1D power supply control
- 2. 1D, pin 5 SO (Serial Output)
- 3. 2E, pin 3 1D CS control




Fig. 2-12

The output at pin 11 of the IC 12D is controlled at port 23 of the 7508 (2E) sub-CPU. While power is off, it is held low for 8 ms every 10 seconds to power the IC μ PD7001 (1D). Approximately 4 ms after the power supply to the IC, the $\overline{\text{CS}}$ signal is input to it for channel selection. Once a channel is selected, the digital data of that channel is output to 1D, pin 5.

2.2.3.3 Circuit Operation After Low Voltage Detection

The 4-bit sub-CPU raises its port 42 (pin 37) high and controls the battery switching from main to auxiliary battery power as follows:

When power is on

 Since port 70 (POW ON) of the sub-CPU is low when power is on, the output at pin 4 of IC 3E is inverted high, holding pin 10 of the IC 3D low as inverted by the IC. The resistor R98 (100 kohms) and the zener diode ZD8 (4V) are connected in series across this pin and the anode of the auxiliary battery.

Normally, the auxiliary battery is fully charged, since it is always charged in the trickle charge mode, and has an output voltage of 4V or above. Thus, the zener diode intermittently breaks down. This in turn causes the transistors Q15 and Q3 to alternate conduction and cut-off. This operation intermittently continues until the auxiliary battery voltage reaches 4V (discharge final voltage). When Q3 starts conduction after the discharge final voltage is reached, a current flows from the auxiliary battery, which is connected to the emitter of Q3, to the collector; i.e., to the VB line, supplementing its power which is being supplied from the main battery. This operation ensures that the computer operation, such as microcassette rewind, etc., which is in progress when low voltage is detected, is normally completed.

• The high output from port 42 of the sub-CPU is also fed to the base of transistor Q20 to enable the backup voltage supply to the VB+ line from the auxiliary battery. The backup voltage supply ensures that the computer will continue to operate until an operation termination sequence is executed and the low voltage condition is detected. Subsequently, the "CHARGE BATTERY" message is displayed on the LCD panel.

When power is off

• When power is off, the high level of port 70 of the sub-CPU (POW ON) holds the output at pin 4 of the IC 3E low, disabling the AND logic consisting of pins 8, 9, and 10 of the IC 3D and holding the output at pin 10 high. This disables the power supply from the auxiliary battery to the VB line. However, the power supply to the backup line through the transistor Q23 is enabled.

2.2.4 Backup Circuit

The following elements are backed up by the battery voltage (VB) while power is off in order to protect data in the RAMs and maintain a clock feature, etc.

Table 2-3 Battery Protected Component

Location	Element name	Function
4D ~ 7D 4E ~ 7E	RAM	Main RAM (dynamic)
9C ~ 11C	V-RAM	LCO display RAM (static)
2E	4-bit sub-CPU	Power control, keyboard scanning
3D	Gate	Backup line control
3E	Gate	Power-on signal gate
4C, 6A *1D	Gate array 8-bit AD converter	Interrupt and clock control, etc. Battery voltage detection and temperature change detection (for RAM refresh rate determination), etc.

The operating voltage is supplied for 8 ms every 10 seconds.

The backup circuit is shown in Fig. 2-13. As can be seen, the circuit is normally backed up from the VB line via the transistor Q23, regardless of whether the computer is operating or not. It is backed up from the auxiliary battery when low voltage is detected.

For details of the circuit operations, refer to the descriptions on the power on/off circuit.




Fig. 2-13 Backup Circuit

2.2.5 DC Voltage Regulators

The MAPLE board is powered by the main or auxiliary +5V Ni-Cd battery. For circuits such as an I/O control section which requires different operating voltages and any special section which requires a larger current, however, voltage regulators are used to convert the battery voltage to the required voltages and prevent the circuit operation from being affected from a voltage drop due to use of large amount of current. The internally used voltage regulators are summarized below:

(1) +5V regulator

Purpose:

ROM capsule power source.

Control:

Enabled when the ROM capsule is reread.

Output voltage:

+5V

(2) LCD drive source regulator

Purpose:

LCD drive power source.

Control:

Always enabled.

Output voltage:

-15V (The LCD is actually driven by a voltage of 20V obtained using

the potential difference from the +5V supply.)

(3) RS-232C level source regulator

Purpose:

Sources for the RS-232C levels of $\pm 8V$.

Control:

Enabled only when the RS-232C or serial interface is operated.

Output voltage:

 $\pm 8V$

The individual regulators are detailed in the following:

2.2.5.1 +5V Regulator

This regulator supplies power to the ROM capsule. When accessed, the ROM generates such a targe transient current that, if it were directly powered by the battery, a momentary low voltage condition would occur due to a voltage drop along the power line, precluding normal operation.

To prevent this, the regulator is provided as a power buffer. The circuit operation is detailed as

follows (Refer to Fig. 2-14):

- The SWPR signal is low when power is off and is inverted high at pin 10 of the IC 12D. This signal maintains transistor Q28 in conduction, holding the collector low. Thus, the switching signal fed from pin 2 of IC 14D does not appear at the lower terminal of the capacitor C28 (collector of Q28) and the transistor Q19 is cut off, generating no output voltage.
- When power is off, transistor Q28 is cut off by the high level of the SWPR signal, and a clock signal of approximately 35 kHz is fed to pin 14 of IC 24D. This causes a pulse signal at the collector of the transistor Q19, which repeats, switching transistor Q5 on and off.




Fig. 2-14 +5V Regulator Circuit

The collector of Q5 is connected to the VB line (+5V) through inductance L1 and the emitter is grounded. When the transistor repeats switching on and off, therefore, a voltage as shown in Fig. 2-15 appears at the collector. This voltage is filtered by the electrolytic capacitor, C3, through the diode D1 to a voltage that exceeds VB. This results in a potential difference across the emitter, and base of the transistor Q4, which causes the transistor to conduct, outputting a DC voltage of approximately 7V at its collector.

Because this output is connected to the constant-voltage circuit, consisting of the resistors R13 and R25, and the zener diode ZD5, the actual output voltage is fixed at +5V by the 5V breakdown voltage of the zener diode. When the Q4 output voltage rises above +5V, ZD5 breaks down at +5V, putting transistor Q22 in conduction, which forces the switching signal to ground level. The output voltage is always maintained at +5V by disabling the switching of Q5. Variation of load is handled by the relatively large capacitance of capacitor C8 (220 μ F), connected at the collector of Q4.




Fig. 2-15 +5V Regulator Voltages

Major actual voltage waveforms are shown below.

- (1) Top Test point: IC 14D, pin 14(2) Center Test point: IC 14D, pin 15
- (3) Bottom Test point: Diode D1, cathode




Fig. 2-16 Major Voltage Waveforms In +5V Regulator Circuit

Details of the above waveforms are enlarged below for clarity.




Fig. 2-17 Major Voltage Waveforms Enlarged

Though it looks as if Q5 continued to oscillate due to false images in the above photograph, it actually switches once almost every several switching clock pulses. This ratio varies depending on load.

2.2.5.2 LCD Drive Source Regulator

Two voltage supplies are required to drive the LCD display;

+5V is required for the logic circuit, and 20V is required for the X-Y drivers. A total potential difference of 20V is obtained by subtracting the -15V output voltage of this regulator from the +5V of the logic circuit power supply. Fig. 2-18 shows the regulator circuit.

Circuit Operation

The oscillator circuit generates a clock of approximately 35 kHz when the POWER switch is turned on. This clock is fed to pin 7 of the IC 14D through R55, C27, and R54. The inverted output at pin 6 is input to the base of the transistor Q29 through R20, switching it on and off.

The emitter of Q29 is connected to the +5V logic circuit power supply and the collector is connected to ground through inductance L3. As the transistor is switched on and off by the clock signal, a voltage, as shown in Fig. 2-20, which is the counter electromotive force across L3, appears at the collector of Q29. While the collector voltage swings negative, a current flows in through diode D6, generating a negative voltage at the negative side of capacitor C17. This output is used as the LCD drive source voltage. It is also fed to the constant voltage circuit which connects the LCD drive voltage to the +5V logic circuit line through the resistor R147 and the zener diode ZD20. The zener diode has a breakdown voltage of 20V. Thus, when the output voltage rises to -15V or




Fig. 2-18 LCD Drive Source Regulator Circuit

above, the zener diode breaks down, raising the base of the transistor Q34 to the high level of +5V. This puts the transistor in conduction and its collector is driven negative, disabling the clock signal to Q29. This stops switching of Q29 and thereby lowers the output voltage. This state is maintained until the zener breakdown comes to an end. At that time, Q29 switches again. The circuit repeats this operation to produce a stable voltage of -15V.

The signal generated at the collector of Q29 is fed to the diode D14 through the capacitor C35. The negative component of the signal is removed by a current supply from ground through diode D14, while the positive voltage is fed back to the auxiliary battery through D14.

The diode, inserted across the signal line and ground, clamps the signal to the ground level, eliminating the negative component. While the positive component is fed back to the auxiliary battery via the other diode D14.




Fig. 2-19 Feedback Circuit

Fig. 2-19 is the feedback circuit redrawn for clarification. This circuit provides the charging path to the auxiliary battery while power is on.




Fig. 2-20 Major Voltages of LCD Drive Power Regulator Circuit

Fig. 2-21 is a photograph of the major voltage waveforms.

(Top) Measured at IC 14D, pin 7 (Center) Measured at IC 14D, pin 6 (Bottom) Measured at diode, anode




Fig. 2-21 Major Voltage Waveforms of LCD Drive Power Regulator Circuit

* The detailed voltage waveform at the anode of D6, shown below, illustrates an oscillation which occurs during charge/discharge from/to the inductance L3.




Fig. 2-22 Details of L3 Discharge and Charge Cycle

2.2.5.3 RS-232C Regulator

This regulator is also a DC-DC converter, which is enabled only when the RS-232C or the serial interface is used. The circuit includes a control feature which prevents its output voltage from being used for data transmission during a certain period of the rising time until the voltage is sufficiently stable to be used for the RS-232C levels. IC 4C performs this control function.

Circuit Operation

IC 4C initially outputs a high signal at pin 26 (SWRS) and a low signal at pin 27 (INHRS). The SWRS signal is inverted by IC 12D and fed to the base of the transistor Q8, turning it on. This causes the battery voltage (VB, +5V) to be output at the collector of the transistor. The INHRS signal is inverted high by 12D and then input to the base transistor Q18, cutting the transistor off. Q17 is also cut off, leaving the transmission line (TXD) floating.

A pulse signal of approximately 35 kHz, generated by a CR oscillator circuit, is supplied to pin 9 of IC 14D through R45, C29, and R46. The inverted output is fed to the base of transistor Q31, switching it on and off. This causes transistor Q17 to also start switching, thus repeating a discharge/charge from or to the inductance L2. This discharge and charge voltage is half-wave rectified by the diode D2, and the positive output voltage is filtered by capacitor C13 to produce a DC voltage of +8V. –8V is generated at the negative pole of capacitor C14 by the negative component charge to capacitor C15 and a negative voltage swing at the anode of diode D3 due to the charge.

Fig. 2-23 shows the timing relationship among the voltages discussed above.




Fig. 2-23 RS-232C Power Regulator Circuit Operation Timing Diagram

The INHRS signal controls the pull-up operation (–8V) for the TXD line. It prevents irregular output voltages from reaching the TXD line. After power is turned on, if the SWRS signal has been activated, the INHRS signal is maintained low for approximately 100 ms, preventing the TXD signal line from being pulled up to unstable voltages. After power is turned off, the INHRS signal is again maintained low for approximately 100 ms in order to prevent a pull-up to unstable voltages.

Voltage Stabilizer Circuit

The switching of transistor Q31 is controlled by a feedback from the –8V output of this DC-DC converter to the switching circuit to generate a constant output voltage.

When the -8V line voltage is lower, no potential difference is generated across the base (ground) and emitter of the transistor Q21; it is maintained in the off state because the zener diode ZD2 does not break down, and the switching circuit is not affected. When voltage rises to 7V or above, however, ZD2 breaks down at its zener voltage, generating a potential difference across the base and elimitter of Q21, turning it on. In this state, the collector is held at a negative level regardless of the switching pulse. Transistor Q31 is cut off and stops switching, lowering the output potential. This causes the breakdown of ZD2 and allows the switching to be resumed. The sequence of these circuit operations is repeated to provide two stable voltage levels of $\pm 8V$.

The RS-232C power regulator switching signal is shown in Fig. 2-24.

- (1) Top: Original clock signal Measured at IC 14D, pin 11.
- (2) Bottom: Input to RS Measured at IC 14D, pin 7.




Fig. 2-24

2.3 CPU Operations

Control of memory, I/O, and various other functions is distributed among the three COMS CPUs on the MAPLE board.

(1) Main CPU (Z80).....2.45 MHz

The main CPU provides overall control of circuit operations using the external 32 kB ROM (2A). Its major control functions are:

- Expand interface (CN8) control
- RS-232C interface operation control via a serial controller
- 64 kB dynamic RAM read/write and refresh operation control via a gate array (GAH40D)
- RS-232C interface control via a serial controller (82C51).
- RS-232C clock supply via a baud rate generator (GAH40M).

(2) Sub-CPU (7508).....200 kHz

The sub-CPU provides the following circuit operation control functions independent of the main CPU using the internal 4 kB masked ROM:

- Command exchange with the main CPU via a gate array (GAH40M)
- Power an/off control
- Change mode (normal or trickle) control
- Keyboard data entry check
- DIP switch setting read
- A-D converter enabling/disabling control


(3) Slave CPU (6303).....614 kHz

The 6303 provides the following control functions independent of the main CPU, using the internal 4 kB masked ROM:

- Command exchange with the main CPU via the LCD controller (SED1320)
- Microcassette control via a gate array (GAH40S).
- High speed serial interface control
- Speaker output control
- LCD display control via the LCD controller (SED1320)
- ROM capsule read control via a gate array (GAH40S).

2.3.1 Handshaking Between Main CPU and Sub-CPUs

The three CPUs operate using a clock supplied from a gate array (GAH40D), which has a built-in frequency divider circuit. Data and commands are exchanged between the main CPU and the two sub-CPUs as follow:



Data exchange between Z80 and 6303: Handshaking is accomplished via the LCD controller. Data exchange between Z80 and 7508: Handshaking is accomplished via the gate array GAH40M.

Fig. 2-25 Data/Command Exchange Between Main CPU and Sub-CPUs

2.3.1.1 Data/Command Exchange Between Main CPU and Sub-CPU 7508 via GAH40M

Commands are transferred in parallell between the main CPU and gate array and serially between the gate array and sub-CPU 7508. Handshaking among the CPUs is performed via the read/write control on the serial/parallel conversion register in the gate array. Fig. 2-26 illustrates this control.




Fig. 2-26 Main CPU and 7508 Handshaking Control

Handshaking is accomplished using a flipflop (FF) within the gate array. The FF signals, when it is set, that the main CPU may access the serial I/O (SIO) register in the gate array; the sub-CPU is issued an interrupt, when it is reset, that a command has been written to the SIO from the main CPU, and is available for access by the sub-CPU.

- Operation sequence between main CPU and gate array.
 - Main CPU reads the I/O address 05H (status register) and checks the state of bit 2 (the FF).
 The bit indicates, when it is on, that the main CPU may access SIO.
 - 2. Main CPU reads or writes SIO (I/O address 06H).
 - Main CPU writes bit 1 of the command register (I/O address 01H) and sets FF.
- Operation sequence between the sub-CPU and gate array.
 - Sub-CPU waits until its port 22 goes high (this occurs when FF is reset by the main CPU), indicating that main CPU has stored a command in SIO.
 - 2. Sub-CPU issues the shift clock (SCK) and reads in the command from SIO one bit at a time and performs the specified processing.
 - Sub-CPU activates its port 22 to set the FF-setting. The FF informs the main CPU that the command has been received and the SIO is now available for access by the main CPU.
- Fig. 2-27 illustrates the interfacing operation between the main CPU and sub-CPU 7508 via the gate array.




Fig. 2-27 Main CPU and Sub-CPU Interfacing Signal Timing

As can be learned from the figure, the handshake is accomplished via the SIO READY signal as follows:

The SIO READY signal is set and reset by the following signals:

SIO READY is reset when READY FF is reset by bit 0 of Z80 I/O address 01.

SIO READY is set by 7508 port 22.

The SIO READY signal is set and reset either by a command (data) or interrupt. The operations
are illustrated by Fig. 2-28




Fig. 2-28 Main CPU and Sub-CPU Interfacing Operations

(Serial Data/Command Transfer)

Data such as A-D conversion data which are exchanged between the following components are serially transferred:

- (1) Between sub-CPU 7508 (2E) and A-D converter 7001 (1D)
 - ANO channel selection and temperature data transfer
 - AN1 channel selection and battery voltage data transfer
 - AN2 channel selection and external analog input data transfer.
 - AN3 channel selection and barcode data transfer
- (2) Between sub-CPU 7508 (2E) and gate array GAH40M (4C).
 - Channel selections listed in (1) above and data transfer.
 - Keyboard and DIP switch data transfer

Fig. 2-29 shows the transfer paths of the above serial data.




Fig. 2-29 Serial Data Transfer

The operations listed in (1) and (2) above are controlled by the appropriate commands of the main CPU and the sub-CPU 7508. The operation sequence executed when the main CPU reads data from the A-D converter 7001 is shown below.

- (1) Main CPU reads I/O address O5 and examines whether bit is on (high) examines whether a analog data read command may be issued by checking the state of the handshaking FF in the gate array GAH40M (bit 0 of I/O address 05). If the previous command has been processed, bit 0 is on, indicating that the command may be issued (as signalled by RDY SIO).
- (2) Main CPU writes the 1-byte command at I/O address 06 (SIOR resistor) stores the command in the SIOR register in the gate array GAH40M.
- (3) Main CPU writes bit 1 of I/O address "01" this causes an interrupt to sub-CPU which informs it that the command has been stored in the SIOR register (RDY SIO is reset).
- (4) Sub-CPU issues eight shift clock (SCK) pulses to gate array and reads in the 8-bit command from the SIGR register.
- (5) According to the received command, sub-CPU activates (lowers) the CS signal to the A-D converter to select it and then issues the channel selection data in synchronization with the shift clock.

- (6) Sub-CPU deactivates (raises) the CS signal to allow the A-D converter to perform the specified A-D conversion. Then, the sub-CPU lowers the CS signal again and reads in the converted data by issuing eight read shift clock pulses.
- (7) Sub-CPU sends the A-D converted data, in synchronization with the shift clock pulses, to the SIOR register in the gate array GAH40M.
- (8) Main CPU reads I/O address 06 to read in the 1-byte data.

2.3.1.2 Data/Command Exchange between Main CPU and Sub-CPU 6303 via SED1320

Data/Commands are transferred in an 8-bit parallel format between Z80, the main CPU, and the sub-CPU 6303 via two registers in the gate array SED1320. Fig. 2-30 illustrates the control flow.




Fig. 2-30 Control Flow for Data/Command Transfer between Z80 and 6303

Handshaking between the Z80 and 6303 is performed via the two status registers in SED1320 which are respectively assigned to the CPUs. Each of the registers has input Buffer Full (IBF), Output Buffer Full (IBF), and Flag (FI) bits as shown in Fig. 2-31. Data outputs (write) and inputs (read) are controlled by the state of these status bits. The handshaking between the two CPUs is explained below.




Fig. 2-31 Handshaking Between Z80 and 6303

The status registers are accessed from both Z80 and are 6303 and used as follows:

Output

When either the Z80 or 6303 outputs 1-byte data, the OBF bit of one status register and the IBF bit of the other status register are set. This informs the other CPU that the 1-byte data has been stored in the gate array SED1320, ready to be read.

Input

When the CPU reads the data from SED1320, the IBF bit of its status register and the OBF bit of the other register are reset after the data is read in. These input and output operations are asynchronous.

2.3.1.3 Memory Space

There is a memory space on the MAPLE board which includes the following RAMs and ROMs:




Fig. 2-32 Memory Space

2.3.2 Operations of Main CPU (70008)

The Main CPU Z80 operates using control programs contained in the 32kB R0M (2A) to control the slave CPU 6303, sub-CPU 7508, gate arrays, D-RAM, and serial controller 82C51, etc. The slave and sub-CPUs are controlled via the handshaking gate arrays.

These control operations are accomplished using the I/O addresses listed in table 2-4.

Table 2-4 I/O Address

I/O adress	Read/Write access	Circuit component	Function				
0000	R	GAH40M	Input Capture register (L) command trigger				
0000	w	GAH40M	Control register				
0001	R	GAH40M	Input Capture register (H) command trigger				
0001	W	GAH40M	Command register				
0002	Ŗ	GAH40M	Input Capture register (L) barcode trigger				
0002	W	GAH40M	Control register				
0003	R	GAH40M	Input Capture register (H) barcode trigger				
0004	R	GAH40M	Interrupt Status register				
	W	GAH40M	Interrupt Enable register				
0005	R	GAH40M	Status register				
0000	R	GAH40M	Serial I/O register				
9000	W	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Serial I/O register				
0007 0008			Unused				
000C	W	82C51	Command				
000D	R/W	82C51	Data				
000E	R	SED 1320	Status				
0005	R	SED 1320	Data				
000F	W	1	Command register				
0010	***************************************		Ulaviand				
00FF			Unused				

2.3.2.1 Reset

Three negative going swings of the clock signal supplied at the \overline{RS} terminal cause the internal initialization of the line CPU 70008, which then waits for the reset condition to be removed. When the reset signal is discontinued, the CPU begins executing its program from address 0000H (the start address of the ROM located at 2A). The internal initialization sequence occurs as follows:

- Resetting the Program Counter (PC) to 0000H
- Resetting the Interrupt Enable flipflop (IFF) to 0
- Resetting the Index register (I) and the memory Refresh register (R) to 00
- Resetting the interrupt mode to 0
- Forcing all address/data bus lines in the high impedance state
- Diactivating all control signals.

2.3.2.2 Memory Bank Switching

The main CPU controls memory using 16 address lines, making it capable accessing a memory space of 64k bytes from address 0000 to FFFF. However, the CPU memory space includes a 32k byte ROM and an option unit ROM, in addition to the 64k byte dynamic RAM. To allow the CPU to access this entire memory space which is greater than 64k bytes, bank switching signals are used.

Note: When a RAM disk is used as option unit, no memory back switching is made but the main CPU controls the external RAM as an I/O port.




Fig. 2-33 Memory Configuration

The entire memory space is divided into the four banks (listed in Table 2.5), which are selected by a combination of the BANK 0 and BK 2 signals shown in Fig. 2-32.

BK2	1	1	0	0
Address	0	1	o	1
FFFF	D-RAM (H)	D-RAM (H)	OPTION ROM (H)	OPTION ROM (H)
8000 7FFF	IPL ROM	D-RAM	IPL ROM	OPTION
0000		(L)		ROM (L)

Table 2-5 Memory Bank Selection

As shown in Fig. 2-33, two band control signals, BANK 0 and \overline{BK} 2, are used, both are fed to the gate array GAH40D. Because \overline{BK} 2 is pulled up on the MAPLE board, only the left two D-RAMs and IPL ROM are addressed when no option unit (with ROM) is available.

2.3.2.3 Interrupt

There are only two external interrupt signals to the main CPU; INTR and BURQ. The NMI signal is not used. The main CPU interrupts are discussed in the following.

1. INTR interrupts

The INTR interrupts include the interrupts INTO through INT5 from the sub-CPU 7508, the serial controller 82C51, the RS-232C interface, the gate array GAH40M, and the option unit. These interrupts multiplexed by GAH40M and fed to the main CPU as single interrupt request via the gate array GAH40D (Fig. 2-34).




Fig. 2-34 INTR Interrupt Request Routing

The two interrupt requests of INT3 (Input Capture flag) and INT4 (Overflow flag) are generated within GAH40M. All six interrupts are controlled in GAH40M from the main CPU by the corresponding interrupt control bits at I/O address 0004 listed in Table 2-6

Interrupt control bit	Bit name	Interrupt vector	: Interrupt : control bit	Bit name	Interrupt vector
7	Unused	_	3	IER 3 (ICF)	F6
6	Unused	_	2	IER 2 (RS-232C)	F4
5	IER 5 (Option unit)	FA	1	IER 1 (SIO 82C51)	F2
4	IER 4 (0VF)	F8	0	IER 0 (sub-CPU 7508)	FO

Table 2-6 Interrupt Control Bits

When the INTR signal is generated with the interrupt enabled (i.e., the corresponding IER bit ON), the main CPU enters the interrupt processing program after the current instruction has been executed.

2. BURQ interrupt

This interrupt request singal is fed from the option unit o the main CPU. When it goes low, the main CPU forces the address bus, daga bus, and system control terminals (MREQ, IORQ, RD, and WD) in to a high impedance state, making the buses available for use by the option unit after the current instruction has been executed.

•The interrupt request signals and their function summaries are listed in Table 2-7 in priority order.


Table 2-7 Interrupt Request Signal and Their Priority

Interrupt Signal name		Function	Vector address		
Highest	BURÓ	External bus request from option unit	<u> </u>		
•	NMÏ	Unused	<u> </u>		
	INTR (INT 0) Alarm and low voltage detection from sub-CPU 7508				
	INTR (INT 1)	1-byte received from serial controller 82C51	F2		
	INTR (INT 2)	CD signal from RS-232C interface	F4		
	INTR (INT 3)	Barcode trigger within gate array GAH40M	F6		
	INTR (INT 4) Free running counter overflow within gate array GAH40!		F8		
Lowest	INTR (INT 5)	Interrupt from option unit	FA		

3. Intrerrupt vectors

When accepting an enabled interrupt request via the \overline{Z} -INT terminal of GAH40D, the main CPU makes an indirect call to the interrupt processing routine using the contents of the Fregister and the read vector address – this call is called madkable interrupt mode 2 operation.

Fig. 2-35 shows the signal timing from the time the interrupt is accepted until the interrupt routine is entered by the indirect call. A concept of the controlling scheme is also presented.



When the $\overline{\text{Z-INT}}$ signal is activated, the main CPU samples the signal at the rising edge of the clock signal in the last state of the current instruction execution and generates an M1 cycle which includes two extra wait cycles. Then, the CPU reads data (a vector address) from GAH40M at the rising edge of T3 in the M1 cycle and begins the interrupt processing.

Observed Memory Control Signal Waveforms

(Top) CLK:

Measured at 4A, pin 6

(Second from top) M1:

Measured at 4A, pin 27

(Second from bottom) MRQ

Measured at 4A, pin 19

(Bottom) RF:

Measured at 4A, pin 28




Fig. 2-36 CLK, M1, MRQ, and RF

(Top) CLK:

Measured at 4A, pin 6

(Second from top) MRQ:

Measured at 4A, pin 19

(Second from bottom) RF:

Measured at 4A, pin 28

(Bottom) RD:

Measured at 4A, pin 21




Fig. 2-37 CLK, MRQ, RF, and RD

Observed D-RAM Control Signal Waveforms

(Top) W1:

Measured at 6A, pin 18

(Second form top) RAS1:


Measured at 6A, pin 17

(Second from bottom) CAS1:

Measured at 6A, pin 44

(Bottom) RF:

Measured at 6A, pin 40



Enlarged





Fig. 2-38 W1, RAS1, CAS1, and RF

Observed D-RAM Refresh Signal Waveforms

(Top) Z-RF:

Measured at 6A, pin 29 (Bottom) \overline{FR} :

Measured at 6A, pin 40



Enlarged




Fig. 2-39 Z-RF and RF

2.3.3 Operations of Slave CPU 6303

The slave CPU 6303 is an 8-bit CMOS CPU, which controls the microcassette tape (MCT), liquid crystal display (LCD), ROM files, external speaker, and serial interface.

2.3.3.1 Operation Modes

The operation mode of the 6303 slave CPU is determined by the state of three ports, P20, P21, and P22. Performance of mode setting is a hardware based function, occurring immediately after power up or whenever the reset switch is pressed. When the reset signal goes high, the CPU latches the state of the three ports in an internal register. When the reset signal is deactivated, the operation mode is determined according to the information latched.

The slave CPU performs the following sequence of operations after each deactivation of the reset signal:

- Latches bits 2, 1, and 0 of port 2 in the Program Control Register.
- Sets the vector address FFFE and the contents of the byte location addressed by FFFF to the program counter.
- Sets the interrupt mask bits.
- A data address is read from the vector address, FFFF, is sent to the program counter, and initiates program execution from that address.
- Program Control Register (0003H) stores the state of ports 20, 21, and 22, used for determining the operation mode.

Fig. 2-40 illustrates a sample CPU operation mode selection, mode 6 (multiplexed/partial decode), from the shown combination of port states.




Fig. 2-40 Slave CPU Operation Mode Selection Example

Mode selection reults in the following memory mapping:





Fig. 2-41 Resultant Memory Mapping Example

Fig. 2-42 illustrates the vector address operation.

^{*} Vector address – program counter



^{*} The CPU stores the contents of the location addressed by the vector address in the program counter.

Fig. 2-42 Vector Address Operation

2.3.3.2 Internal Registers and External Memories

Tabel 2-8 lists the internal registers and external memory locations whitch are used as various control addresses.

Table 2-8 Internal Registers and External Momory Locations

	Address	Function	Read/								
, 			Write	7	6	5	4	3	2	1	0
	0000	I/O port 1 data direction register			I/O Control For Address 0002						
	0001	I/O port 2 data direction register				1/O c	entrol for	address	0003		
6	0002	I/O port 1 port address		Speaker power supply	Speaker output	SERIAL POUT	SERIAL PIN	_А МСТ HSW	pMCY WE	#MCT ERAH	MCTیر HMT
3	0003	I/O port 2 port address		_	-	_	SERIAL PTX	SERIAL PRX	_	μMCT WD	PRD
ĺ	0004	. I/O port 3 data direction . register	1	I/O control for address 0					0006		
0	0005	I/O port 4 data direction register				I/O c	ontrol for	address	0007		
ĺ	0006	I/O port 3 port address		Address (lower 8 bits)/data bus							
3	0007	I/O port 4 port address	·			Add	lress bus	(upper 8	bits)		
	8000	Timer control/status re- gister			·			<u> </u>			
[0009	Counter (upper 8 bits)		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
ĺ	000A	Counter (lower 8 bits)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit Q
	000B	Output compare register (upper 8 bits)		Bit 15	Bit 14	. Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000C	Output compare register (lower 8 bits)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O

	A alai	Function	iRead/ Bit								
	Address		Write	7	6	5	4	3	2	1	0
	000D	Input Capture register (up- per 8 bits)		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	000E	Input Capture register (lower 8 bits)		Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
6	000F	Control/status register		FLAG	IRQ enable	_	oss	LATCH enable	_	_	
3	0010	Baudrate/Mode Control register		_	_	_		Clock	control	Baudrati	e control
3	0011	TX and RX control/status register		RDRF	ORFE	TDRE	RIE	: RE	TIE	TE	WU
	0012	Receive data register	Ī	MSB				^	<i></i>		LŞB
	0013	Transmit data register	1	MSB						~~~~	LSB
	0014	RAM control register		Stand-by power	RAM enable	_	_	_	_	-	_
	0020	Counter (upper byte) input	R	CNTR Count	—	<u> </u>	Micro Bit 12	cassette Bit 11	tape driv Bit 10	e counte Bit 9	rdata Bit 8
		Counter reset	W	_	·		···-	<u> </u>	_		
G A	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Counter (lower byte)	R	8it 7	Bit 6	Microc. Bit 5	assette t	ape count	ter data Bit 2	Bit 1	BitO
н	0021	Command register	w	STOP CNT	FAST	_	мтс	мтв	MTA	SW MCT	SW PR
4	0022	P-ROM address (upper 8 byte)	w	Bit 15	Bit 14	Upp Bit 13		A address	bits Bit 10	Bit 9	Bit 8
s	0023	P-ROM address (lower 8 byte)	w	Bit 7	Bit 6	Upp Bit 5	er P-RON	A address Bit 3	bits Bit 2	Bit 1	Bit 0
]		P-ROM read date	R	MSB				ĺ	Ī	***************************************	LSB
s	0024	Controller instruction re- gister	w								
E	0025	Controller data buffer	F			Ī					***************************************
D	0025	Controller data buffer	W						<u></u>		
_		Controller status register	R					!			
3	0026	Port data output register (data)	w					}		*********	
2		Port data input register	i A					**********	<u> </u>		
o	0027	Port data output register (command)	w		.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			· ·			SED 1320
	0028	Interrupt enable register	W			Ī		·	[6303

GAH 40S

2-46

2.3.3.3 Slave CPU Interrupt

INTR is the only interrupt request signal to the slave CPU 6303; the NMI signal is not used. The slave CPU interrupt is discussed in the following:

Interrupt control

As shown in Fig. 2-43, the interrupt request signal is generated in SED1320 and fed to the slave CPU via GAH40S. This signal is used when the main CPU sends a command to the slave CPU via the PDIR register in SED1320 and is reset when the slave CPU reads the CSR register in SED1320.




Fig. 2-43 Slave CPU Interrupt Control Block Diagram

The INTR signal is generated in SED1320 when the main CPU initiates a command, which is in turn fed to GAH40S. The signal then interrupts the slave CPU under an interrupt mask control by the slave CPU (the interrupt is disabled by bit 0 of 6303 address 0028 – enabled when the bit is 1). When interrupted, the slave CPU fetches the command by reading address 0027.

Slave CPU 6303 basic clock signal waveforms

(Top) EXTAL:

Measured at 13D, pin 3

(Center) E:

Measured at 13D, pin 40

(Bottom) AS:

Measured at 13D, pin 39




Fig. 2-44

2.3.4 Operations of the 7508 Sub-CPU

2.3.4.1 Operation During Power Off

During power off, the 7508 sub-CPU performs two important functions; it monitors pin 23 at port 00, checking for a change of state indicating the power switch has been turned on; it also monitors battery voltage every 10 seconds to assure that there is adequate power supply to maintain data in RAM and to provide backup power for the main battery.

Battery voltage monitoring.

The sub-CPU 7508 enables port 23 (pin 5) every 10 seconds for a period of approximately 7,5 ms in order to supply the Vcc source to the A-D converter. If then turns on port 21, pin 3, (low) to put the A-D converter in the interface mode. One-byte serial data is then output with a series of eight shift clock pulses over the SI and SO signal lines respectively to select the A-D converter channel for battery voltage check (AN1). After channel selection data is issued, the 7508 returns port 21 from low to high to change the A-D converter mode from interface to A-D conversion. This causes the converter to initiate an A-D conversion through the specified channel. The converted result is stored in the shift register in the converter. After returning port 21 low (the interface mode), the 7508 issues shift clock pulses to read in the digital data, bit by bit. This data is examined to determine the main battery voltage. If the voltage is found to be below a certain level, the battery voltage line is backed up from the auxiliary battery by using a port 42.

2.3.4.2 Operation While Power Is On

While power is on, the 7508 sub-CPU performs the following functions:

- Keyboard Control Controls the keyboard matrix using key scan signals (KSCO-8) and key return signals (KRTNO-7)
- DIP Switch (SW1) Monitoring Checks DIP switch 1 during initialization using signals KSC9 and KRTN1-7.
- Battery Voltage Monitoring Support Functions Includes such operations as main CPU interrupt via gate array GAH40M (Low voltage interrupt) and back-up power provision via the auxially battery.
- Analog Trigger Signal Detection Detects a triggering signal in the analog input interface to control the A-D converter and read analog input data.

Observed Shift Clock Wave Forms SCK:

Measured at 1D, pin 4

Figures 2-45 through 2-47 show the SCK signal waveforms which should be observed during a serial data transfer. Fig. 2-45 is an enlargement of the single negative going pulse shown in Fig. 2-47. Fig. 2-46 further enlarges one pulse in Fig. 2-44.

The three pulses shown in fig. 2-46 are used to allow the 7508 to perform the following operations, in order from left to right:

- 1) Fetch the command stored in the gate array GAH40M to 7508.
- 2) Select the μ PD7008 channel.
- 3) Read the A-D converted data from µPD7001.

Note: Fig. 2-46 and 2-47 are enlargements of the signal shown in Fig. 2-45.




Fig. 2-45 SCK Signal Waveform (Serial Data Trans for) Enlargement




Fig. 2-46 SCK Waveform Pulse Enlargement 2 (Serial Data Transfer)




Fig. 2-47 SCK Signal Waveforms During Serial Data Transfer

2.4 Clock Generator Circuit

There are three clock oscillator circuits listed in Table 2-9 on the MAPLE board. Two clock pulse signals of these three are fed to the IC 6A, which divides and distributes them to the LSIs listed in the table. The remaining signal is generated by a CR oscillator circuit and used as the switching signal for the DC-DC converters which generate special voltages.

Table 2-9 Clock Oscillator Circuits

Oscillator Circuit	Primary Frequency	Output Frequency and Signal Destination
Main oscillator circuit (CR1)	9.8304 MHz	4.9 MHz → 7C
Clock oscillator circuit (CR2)	32.768 kHz	1.0 kHz → 2E
Voltage regulator oscillator circuit	35 kHz	35 kHz → RS-232C, (±8V) → LCD regulator (–15V) 5V regulator (+5V)

2.4.1. CR1 Oscillator Circuit

The CR1 oscillator circuit starts functioning when power is turned on. The output is amplified by IC 7B and is then fed to IC 6A. This IC consists of two frequency divider circuits and the primary frequency is halved and quartered to produce two clock signals of 4.9 MHz and 2.45 MHz.




Fig. 2-48 CR1 Oscillator Circuit

The primary and divided frequency output signal waveforms are as shown in Fig. 2-49.

The 2.45 MHz clock signal is supplied to the main CPU (4A), gate array GAH4OM (4A), and serial controller (2C), and used as their basic clocks.




Fig. 2-49 CR1 Clock Signal Waveforms

The 4.9 MHz clock signal is supplied to the LCD controller (7C) and used as the basic clock signal for LCD display control. This signal is further halved within the controller. The output clock signal of 2.45 MHz is fed to the external clock signal input terminal (EXTAL) of the 6303 slave CPU. Thus, the signal is quartered within the slave CPU to a clock signal of 614 kHz and used as its operation clock signal.




Fig. 2-50 LCD Controller and Slave CPU Operation Clock Signal Waveforms

2.4.2 CR2 Oscillator Circuit

The output of the 32.768 kHz crystal oscillator is used as the counting signal for the built-in clock and as the D-RAM refreshing timing pulse. Thus, the oscillator circuit is always backed up by the battery (from the VB line) to ensure the 32.768 kHz clock signal to be supplied to IC 6A (GAH40D), regardless whether power is on or off.

Fig. 2-51 is a circuit diagram of the CR2 oscillator circuit.




Fig. 2-51 CR2 Oscillator Circuit

The signal waveforms at various points should be observed as shown in Fig. 2-52.

 The 1 kHz output to the 7508 (pin 51 of GAH40D) is available while power is off.




Fig. 2-52

Circuit operations

< While power is on >

While power is on, port 70 of the 4-bit sub-CPU is held low. This low signal is fed to the base of transistor Q25 after being inverted twice by ICs 3E and 12D, maintaining the transistor in conduction. This causes Vcc to be supplied to IC 3E, enabling it to oscillate.




Fig. 2-53 CR2 Oscillation Control

< While power is off >

While power is off, the backup voltage VB is supplied to the collector of the transistor Q26, as well as to the base through the resistor R126. A zener diode, ZD3, is inserted across the base of Q26 and ground. ZD3 has a zener breakdown voltage of 4V and breaks down when the base potential rises towards the VB (+5V) voltage beyond 4V. The zener breakdown is removed when the base potential falls below 4V. An infinite repetition of this alternation causes Q26 to continue switching on and off, outputting a voltage of approximately 4V at the emitter. This output is connected to the same line as the collector of transistor Q25 and causes Vcc to be supplied to IC 3E, ensuring the same oscillation as when power is on.




Fig. 2-54

2.4.3 Voltage Regulator Oscillator Circuit

This circuit is a CR oscillator circuit, consisting of the resistor R90 (68 kohms) and the capacitor C26 (220 pF), oscillates at a frequency of approximately 35 kHz. The output is amplified by IC 14D and supplied to the following three circuits:

- a. RS-232C DC-DC converter circuit
- b. LCD DC-DC converter circuit
- c. ROM capsule biasing circuit




Fig. 2-55 Voltage Regulator Oscillator Circuit




Fig. 2-56

2.4.4 Other Oscillator Circuits

Sub-CPU 7508 and A/D converter have own CR oscillator by using the external components. Sub-CPU clock is adjustable with VR3.

2.4.4.1 Sub-CPU 7508 Clock Signal Oscillator Circuit

This circuit oscillates at a frequency of approximately 200 kHz, using an external capacitor and the variable resistor VR3.

The output signal waveforms should be observed at the indicated points as in Fig. 2-57.




Fig. 2-57 7508 Clock Signal Oscillator Circuit Output Signal Waveforms

2.4.4.2 A-D Converter Clock Signal Oscillator.

This circuit oscillates at a frequency of approximately 480 kHz using an external capacitor and resistor. The signal waveforms at the indicated points should be observed as shown in Fig. 2-58.




Fig. 2-58 A-D Converter Clock Signal Oscillator Waveforms

O Figures 2-59 and 2-60 show the timing relationship among major clock signals.




Fig. 2-59




Fig. 2-60

2.5 Jumper and Switch Setting

All the jumpers and switches including a DIP switch mounted on the MAPLE board are listed in Table 2-10 together with their summarized functions.

Table 2-10 Jumper And Switch Settings

Na	Name Standard Setting		Circuit Drawing Coordination	Associated Signal/Function				
J	J1 T/N		A-2	HLTA: Open - Specifies Toshiba unit. Closed - Specifies NEC unit.				
J	J2 OFF		A-6	OVERCHARGE: Open – Controls overcharge protection.				
J	3	OFF	C-7	TEST: Closed – Operates sub-CPU 7508 in test mode.				
J	4	ON	D-7	Analog Input pull-up: Closed – pulls up ANIN input line to VB through a 100 kohm resistor.				
J	J5 **A/8		E-6/7	LP pulse hold: A – Holds 8 LP pulses. B – Provides no LP pulse holding.				
SV	SW1 OFF		C-7	Power switch				
sv	V 2	*N/O	C-7	Reset switch (main frame system rest)				
sv	V3	ON	A-7	Auxiliary battery switch: ON – Enables backup from auxiliary battery.				
	1	_		Used to keyboard models.				
İ	2	_						
s	3	-						
w	4	_	6.7					
	5	_	C-7					
4	6	-						
	7	_						
	8							
S	Α	*N/O	A-4/5	Ensures initialization during backed-up operation.				
W 5	В	*N/O	D-6	Initial reset: Sub-CPU 7508 reset				

Notes:

- * A push switch containing two sets of contacts.
- * * A or B is selected depending on the used LCD.

Jumpers and Switches

Fig. 2-61 shows the locations of the jumpers and switches used on the MAPLE board and illustrates their setting positions (ON/OFF, A/B, etc.).




Fig. 2-61 MAPLE Board Jumpers and Switches

2.5.1 Jumpers

The functions of the individual jumpers are detailed in the following (see Table 2-10 for a summary of their functions).

2.5.1.1 J1

This jumper is provided in order to permituse of either of two available main CPU types. (The main CPU is located at 4A on the MAPLE board.) One of two terminals may be selected, T and N terminals, respectively, disable and enable the HLTA signal line, reconciling the difference in Line control between the two types of main CPUs. (The line relates to the DRAM refresh.)


- T Terminal T is selected when a TOSHIBA CPU (parts No. X400084005) is used. When the T and center terminals are jumpered, the main CPU output signal, HLTA, is disabled. (The terminal is open; i.e., not connected to any other terminal.)
- N Terminal N is selected when a NEC CPU (parts No. X400070008) is used.
- * Caution: Examine the main CPU type before setting this jumper.

2.5.1.2 J2

This jumper is provided to allow for protection against main battery overcharge. When the ON and center terminals are jumpered, the control by the sub-CPU 7508 is disabled, forcing a normal (high current) charge to be maintained as long as the ac adaptor is connected. This setting may result in an overcharge condition of the main battery, which may shorten its life.

2.5.1.3 J3

J3 is a maintenance purpose jumper used for testing the sub-CPU 7508. To open (set off) this jumper, put the jumper block as shown in Fig. 2-62; leaving one terminal pin open. OFF is the standard setting. The ON setting disables the normal sub-CPU operation.



2.5.1,4 J4

Jumper J4 allows for pull-up of the analog input (ANIN) signal input. Because the ANIN signal input voltage ranges from 0 to +2.0V, the jumper may need to be reset depending on the connected analog device.

2.5.1.5 J5

Jumper J5 is used to eliminate vertical ghost display lines which may appear due to the characteristics of the LCD unit. Its setting depends on the installed LCD unit. (or the LCD panel, to be precise). J5 may need to be reset when the LCD unit is replaced so that ghosts, if observed, are eliminated.

2.5.2 Switches

Five switches are mounted on the MAPLE board as shown in Fig. 2-61. Their functions are detailed in the following.

2.5.2.1 SW1

This switch is used to turn the computer on and off. It is connected to a port of the sub-CPU 7508 which controls power on/off by sensing a setting change of this switch. Thus, it may be ineffective when the sub-CPU loeses the normal power-on/off sequence control capability because the computer can, through a programming error, got into a software loop.

2.5.2.2 SW2

This is the RESET switch which is accessible at the left side of the computer. It is connected to another port of the sub-CPU. The switch causes all of the computer sections except for the sub-CPU to be initialized, it is ineffective when the sub-CPU is not operating normally.

2.5.2.3 SW3

This switch allows the user to enable or disable the charging and discharging circuits for the auxiliary battery, soldered on the MAPLE board. It is provided in order to prevent complete auxiliary battery discharge and thereby protect the battery from deterioration when the PX-8 unit is stored unused for a long period of time. The switch must be set ON whenever the board is in service, otherwise, the normal backup operation would not be in effect. After a low voltage condition is detected, the Ni-Cd battery life is shortened if left completely discharged.

2.5.2.4 SW4

This DIP switch assembly is used to select an international character set. The individual switches are read only when the system is initialized to allow the computer to operate on the selected character set. Table 2-11 shows the available character sets and the corresponding SW4 settings.

Table 2-11 Character Set Selection SW4 Setting

Se	tting	SW4						
Character set	1	2	3	4	5	6	7	8
ASCII	1	1	1	1	О	1	0	0
French	0	1	1	1	0	1	o	0
German	1	0	1	1	0	1	0	o
English	0	0	1	1	0	1	0	0
Danish	1	1	0	1	o	1	0	0
Swedish	0	1	0	1	0	1	0	0
Norwegian	0	1	1	0	0	1	0	o
Italy	1	0	0	1	0	1	0	0
Spain	0	0	О	1	0	1	0	0
HASCI	0	0	0	0	0	1	1	0
Japanese (Japanese)	1	0	0	0	0	1	0	0
Japanese (JIS)	0	0	j o	0	0	0	0	0
Japanese (touch 16)	1	0	0	0	0	0	0	0

Note: 1 indicates that the switch is closed and 0 indicates that the switch is open.

• SW4-5 is used to check whether the RAM disk contents of the RAM unit are correct:

ON: The check is made when power is turned ON in the Restart mode.

OFF: No check is made.

- SW4-6 is used to select the character generator set for screen dump.
- A system initialization can be accomplished in either of the following two ways:
 - 1. Remove the ROM cartridge cover and press the INITIAL RESET switch (SW5).
 - 2. Press the RESET switch while holding the SHIFT and GRPH keys down:

2.5.3.2 MAP-LD Board Variable Resistor

This is the variable resistor VR1, found at coordination C6/7 on the circuit diagram, which allows the user to adjust the voltage supplied to the LCD drivers for the optimum liquid crystal twisting. (This adjustment affects the view angle.) It is provided in order to compensate for change in liquid crystal reaction depending on temperature.

2.5.3.3 MAP-MC Board Variable Resistor

This is the variable resistor, located at coordination £2 on the circuit diagram, which allows the user to adjust the microcassette tape speed. An incorrect adjustment of this variable resistor causes the intervals between tape read and write data pulses to deviate from the nominal value, resulting in loss of compatibility with other microcassette tape drives.

2.6 Reset

The reset signal initializes the computer circuit and is used to prevent any abnormal operation at power on (during the logic circuit power voltage rise time), after emergency shut-down due to any computer abnormality, and before subsequent restart. The resetting operation of this computer is accomplished indirectly by software. The sub-CPU internal program differs from other computers, which are reset directly by a switch operation.

Fig. 2-63 outlines the RESET signal circuits.




Fig. 2-63 Reset Signal Circuit Block Diagram

2.6.1 Resetting By SW1 (POWER) and SW2 (RESET)

To use either switch SW1 (POWER) or SW2 (RESET or the RS signal on the circuit diagram), it is requisite that the sub-CPU 7508 be operating normally. When either switch is pressed, the sub-CPU accepts the signal as an interrupt and turns its port 40 low. This signal is fed to the RST terminal of the gate array, GAH40D (6A), and is output from the RSO terminal, resetting the main CPU and the slave CPU, etc.

2.6.2 Resetting By SW5 (INITIAL RESET)

Switch SW5 allows the sub-CPU itself to be reset. It initializes the sub-CPU's internal settings, including the built-in calender clock setting, etc. This is the only difference between the reset from switchs and the reset by switches SW1 and SW2.

2.6.3 OFF Signal

The OFF signal is provided in association with computer resetting in order to prevent inconveniences such as latch of flipflops in the gate arrays, etc. It provides the gate arrays with the following functions:

< GAH40D >

Supplies the reset signal to Z80 and 6303, etc.

Disables the Chip Select signal to the IPL ROM.

Disables the Z80 read signal line.

Disables the interrupt signal line to Z80.

Resets all FFs.

Disables all outputs other than the above.

< GAH40M >

Prevents latching of the gate array FFs by forcing the outputs in the high impedance state.

2.7 Keyboard

The keyboard has 72 keys (including function key switches), three light emitting diodes (LEDs), 23 diodes, and three resistors for the LEDs mounted on it. The keyboard is structured in a matrix which is scanned by the sub-CPU 7508. Keyed in data are sent to the main CPU Z80 from the cub-CPU via the gate array GAH40M. In preparation for a situation where the normal keyed-in data transfer to the main CPU is hampered, the sub-CPU incorporates a 7-character key data buffer. Fig. 2-64 is a block diagram illustrating the keyboard input operation.




Fig. 2-64 Keyboard Input Operation Block Diagram

The keyboard keys are scanned by the sub-CPU which controls the key data outputs as follows:

 Key switch (CTRL, SHIFT(R), SHIFT(L), CAPS LOCK, NUM GRPH, and CTRL (right of the spacebar) output control

When any of these keys is pressed for the first time (i.e., it is stet), the sub-CPU issues a MAKE code. When it is pressed for the second time (i.e., it is released), the sub-CPU issues a BREAK code. This is required for the correct keyboard data input, because the keyboard input mode is controlled by these keys and the main CPU has to be informed whether any one of them is in effect. Fig. 2-65 illustrates a sample sequence of key strokes, which includes shift operations in the alphanumeric mode: The sub-CPU issues the MAKE and BREAK codes for the left SHFT key when it is locked and released respectively. The main CPU can display the intended upper case and lower case alphabets as shown below.




Fig. 2-65 Keyboard Data Input And Mode Control Sample

(2) Data keys (other than the function keys)

Each data key issues the corresponding KEY code shown in Table 2-13 only once, when it is pressed. When any key other than a function key depressed, its character code is repeatedly generated by the sub-CPU provided that a feature called Auto Repeat is enabled. This feature is enabled or disabled and the frequency of repetition is selected by software.




Table 2-13

Upper Code Byte Lower Code Byte	0	1	2	3	4	5	6	7	8	9	A	В
0	2 j	1	29	46	62	21	37	54 l	12			
1	3	14	30	47	63	22	38	55	13			
2	4	15	31	48	64	23	39	56			OFF 43	ON 43
3	5	16	32 j	49	65	24	40	71			OFF 57	ON 57
4	6	17	33	50	66	25	41	58	!		OFF 70	ON 70
5	7	18	34	51	67	26	42	59			OFF 72	ON 72
6	8	19	35	52	10	27	44	60			OFF 68	ON 68
7	9	20	36	53	11	28	45	61	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		OFF 69	ON 69
8						,,,,				ļ		
9												

2.7.1 Key Switch Structure

A key switch made up of a key top and a switch as shown in Fig. 2-66. (A dust-proof switch cover is inserted between the key top and switch of a function key.)




Fig. 2-66 Key Switch Structure

The switch uses a pair of mechanical contacts. The spring contact moves left and right to make and break contact according to the vertical stroke of the key stem. Fig. 2-67 illustrates the relationship between make and break of the switch contacts and key stroke. The space, shift, and retorn keys have a press load of approximately 95g, while the rest have that of approximately 65g.




Fig. 2-67 Key Stroke And Switch Action

2.7.2 Key Signal Input

The keyboard has a 9×8 matrix structure which uses nine keyboard scan (KSC) signals and eight keyboard return (KRTN) signals. The scan signals are used as a reference and a pressed key is identified by examining the corresponding return signal lines for make.

Key input is controlled by the 4-bit sub CPU 7508 which is programmed to read, when the computer is initialized, the setting of the DIP SW2 assembly, as well as the key switches. The read key data and the SW2 setting are bit-serially transferred to the IC 4C (GAH40M), where the data are converted from serial to parallel, and further transferred to the main CPU. Fig. 2-68 is a block diagram of the keyboard matrix.




Fig. 2-68 Keyboard Matrix

Normally, IC 1E maintains all the KSC signal lines at the low level. Pressing a key causes a current to flow from the corresponding KRTN signal line on the MAPLE board to the IC through the diodes, pulling the KRTN signal line low. 7508 can detect that a key is pressed from the level change of the KRTN signal line. However, it cannot identify the pressed key which turned the line low. To accomplish this identification, the 7508 monitors the KRTN signal line while outputting pulses over the KSC signal lines as shown in Fig. 2-69. By examining both the KRTN signal line turning low and the KSC signal line, over which a negative going pulse is currently output, the 7508 is able to identify which key has been depressed.




Fig. 2-69 KSC Line Pulse Signals

The KSC signals are controlled by the sub-CPU and the decoder IC 1E, as shown in Table 2-14.

Table 2-14

	Inpu	t (1E)						Out	tput				
Α	В	С	D	0	1	2	3	4	5	6	7	8	9
L	L	L	L	Ł	Н	н	н	н	н	Н	H	н	H
Н	L	L	L	Н	L	н	н	н	н	н	Н	н	H
L	н	L	L	Н	Н	L	Н	н	Н	Н	Н	Н	Н
н	н	L	L	Н	Н	Н	L	Н	Н	н	Н	Н	н
L	L	Н	L	Н	Н	H	н	L	н	н	Н	н	н
Н	L	Н	L	. H	Н	н	Н	н	L	Н	Н	Н	H
L	н	Н	L	Н	Н	н	Н	Н	Н	L	Н	Н	Н
Н	н	Н	L	H	Н	Н	Н	Н	Н	н	L	н	н
L	L	L	Н	Н	Н	н	Н	Н	Н	Н	Н	L	Н
Н	L	L	н	Н	н	Н	Н	н	Н	Н	Н	Н	L

The 7508 provides signals from ports 30 through 33 as shown in Fig. 2-70. The IC 1E generates the KSC pulse signals KSCO through KSC8 according to Table 2-14.




Fig. 2-70

< DIP Switch Assembly SW4 Setting Detection >

This switch assembly forms a matrix of the KSC8 line and the KRTN lines KRTNO through KTRN7 as shown in Fig. 2-71. Thus, its setting can be read in the same way as a normal key switch.




Fig. 2-71 SW4 Matrix

2.7.3 Key Input Control

When two or more keys are simultaneously pressed, keyboards which use a matrix structure such as described above may not be able to identify any of the pressed keys. To remove this inconvenience, the 7508 is programmed such that, when two or more keys are simultaneously pressed during one scan cycle (approximately 10 ms), the key operation is determined to be an error and no key input is accepted until only a single key is pressed. Assume for example that the keys A, B, and C in Fig. 2-72 are simultaneously pressed. The KSC1 signal will pull both the KRTN1 and KRTN6 lines low it and will not be able to be determined which is pressed. The KRTN1 line goes low when the KSC1 line is activated (low) because the two lines are connected via the A contacts. The KRTN6 line is pulled low during the KSC1 time because the pulse signal is routed to the KRTN6 line through A contacts, KRTN1 line, B contacts, KSC2 line, and C contacts.




Fig. 2-72

2.7.4 Keyboard Circuit Element Layout

23 diodes and 3 resistors are placed on the keyboard, in addition to the key switches and LEDs. The diodes are put in the switch section of the keys indicated in Fig. 2-73. Their locations and names are printed on the back side of the keyboard board. The resistors are located as shown in Fig. 2-73.




Fig. 2-73

Note: The Auto Repeat feature is ineffective for the following keys. (See Fig. 2-73) $2 \sim 9, 43, 57, 68, 69, 70,$ and 72

2.8 LCD Unit

The LCD unit consists of a driver board (MAP-LD) and a liquid crystal display panel, and provides a display area of 480×64 dots. The display panel is provided with a ratchet which allows adjustment for the optimum view angle. Fig. 2-74 is a control block diagram.





Fig. 2-74 LCD Unit Control Block Diagram

The LCD unit is controlled by the slave CPU 6303 as shown in the above block diagram. In the character mode, the character generator in SED1320 is used for display. In the graphic mode, however, the data from the 6kB RAM are displayed with all the data bits corresponding to the 480 \times 64 display dots (or segments), one to one. In either mode, data are output bit-serially from SED1320 in synchronization with the X-Y drive line signals.

2.8.1 Liquid Crystal Display Panel Structure

The Liquid Crystal Display (LCD) display panel is a 480×64 dot matrix display panel which uses a twisted nematic (TNM) effect type liquid crystal – one of the voltage effect types. It is structured as shown in Fig. 2-75.



Note: The polarization angles of the upper and lower polalrizer plates differ by 90 degrees.




Fig. 2-75

2.8.2 Theory of Operation

The liquid crystal is confined between the upper and lower glass plates. The upper glass plate has many of electrodes regularly arranged on it. The liquid crystal characteristically shows a twisted motion, when a voltage is applied across it, depending on the magnitude of the voltage any the direction it takes determined by the direction of the applied electric field. Using of this characteristic for the display screen, light and dark contrast are produced on the panel by applying a voltage across the liquid crystal. To maintain this contrast, however, a refresh operation (a repeated application of voltage) is required simalar to the refresh system used for the dynamic RAM.

Optical contrast of the liquid crystal is produced in the mechanism as follows:. First, only the light elements which oscillate in a specific direction are transmitted through the upper polarizer plate onto the liquid crystal. The light, arriving on the liquid crystal, is affected, depending on whether an electric field is applied or not:

< When no electric field is applied >

The penetrating light is polarized by 90°. This causes the oscillation direction of the light to coincide with the polarization direction of the polalrilzer plate and the light is transmitted through it. Then, the light strikes the bottom reflector plate and is reflected, so that the panel looks light (white).

< When an electric field is applied >

The twisted orientation of the liquid crystal is corrected by the electric field and the optical activity is removed. The oscillation direction of the light penetrating the liquid crystal layer does not coincide with the polarization direction of the lower polarizer plate and is shut off by it, sults in no reflection from the bottom reflector plate so that the panel looks dark (black).

The reaction to the electric field varies depending on temperature. To compensate this, a variable resistor, called VIEW ANGLE is provided in the voltage source circuit.

Display dot (segment)

Each display dot has an area of 0.45 (high) × 0.41 (wide) mm². These dots are laid out at a vertical pitch of 0.5 mm and at a horizontal pitch of 0.46 mm as shown in Fig. 2-76.




Fig. 2-76 Display Dot Dimensions And Layout

Notes:

As described above, variation of liquid crystal reaction can be compensated for by adjusting the X-Y drive line signal voltage with the sliding type variable resistor VIEW ANGLE over a certain temperature range. If the range is exceeded, however, this compensation is no longer possible, and the ECD panel may exhibit one of the following problems:

< Lower temperature >

- Liquid crystal reaction is slow and a long time is required until selected dots become visible (up to several seconds may be required)
- When the temperature further falls, no selected dots are visible over the entire panel.
- < Higher temperature >
- The entire area of the panel looks dark (black) and selected dots are not easily recognizable.

- When the temperature further rises, the entire panel becomes completely black and no selected dots are visible at all.
- * After being exposed to an abnormally low or high temperature, the LCD panel normally restores its original property by itself if it is left at the normal temperature for a while. If the panel is left in an abnormal temperature range beyond a certain limit of time, however, the liquid crystal may be permanently affected and the panel may not return to its original operating condition.

2.8.3 Circuit Operations

The LCD panel is structured as a 480 (horizontal) x 64 (vertical) dot matrix and dirven with eight SED1120 X-direction (vertical) drivers and one SED1130 Y-direction (horizontal) driver. The SED1120 drivers, each of which can drive 64 dots, are assigned to eight X drive lines X1 through X8, as shown in Fig. 2-77.




Fig. 2-77 X-Y Drive Scheme

2.8.3.1 Chip Selection

The eight SED1120 X-line drivers are cascaded as shown in Fig. 2-78. Data bits are transferred to one of these eight driver chips, one at a time, by means of a chip-enabling method designed to minimize power consumption.




Fig. 2-78 SED1120 Data Transfer Scheme

In the above circuit, the Latch Pulse (LP) signal is supplied to the Enable Input (EI) terminal of the first (i.e., X1) SED1120 driver. Once the X1 driver is enabled (the internal flipflop is set ON) with a single LP signal pulse, the subsequent drivers X2 through X8 can be sequentially selected (or enabled) by the XECL signal.

2.8.3.2 Data Transfer

Four data lines are connected to each SED1120 driver and four-bit data is serially transferred one bit at a time. The data are transferred to a driver and are converted to parallel by an internal shift register. Fig. 2-79 outlines the timing relationship among the LCD operation signals.




Fig. 2-79 LCD Operation Signal Timing

16 pulses of the data strobing signal XSCL are supplied to each SED1120 driver. During each of these pulses, data bits DINO through DIN3 are strobed. These data bits correspond to particular display dots and are transferred in sequence, beginning from those corresponding to the segments of the highest numbers as shown in the enlarged timing diagram in Fig. 2-79. This operation is repeated on all the SED1120 drives, X1 through X8, to display a single horizontal dot line. The series of operations needs to be repeated 64 times to display all dotons the entire LCD panel.




Fig. 2-80

Four displayed dots (or four data bits), are transferred by a single XSCL pulse. (480 dots = $4 \times 120 \times SCL$ pulses). The data bits for one entire dot line in the Y direction, are transferred in a duration of 130 μ s.

A pulse signal LP is generated at the came frequency as the XSCL pulse signal. This signal outputs the Y-line data output signal YD00 when it is activated. This causes the Y-line drive position to be advanced by one dot to designate the next dot line.

Observed LCD X-Line Display Control Signal Waveforms

(Top) LP - measured at CN5, pin 7.

(Second from top) XSCL - measured at CN5, pin 9.

(Second from bottom) XECL – measured at CN5, pin 8.

(Bottom) XDO - measured at CN5, pin 10.




Fig. 2-81 LCD X-Line Display Control Signal Waveforms

(Top) XECL – measured at CN5, pin 8. (Bottom) XSCL – measured at CN5, pin 3.

The XECL signal selects an X-drive IC (SED1120) from X1 to X8 on the MAP-LD board. 16 XSCL signal pulses correspond to each on XECL pulse, and four display data bits correspond to each on XSCL pulse. Thus, 64 data bits (display dots) are written to the selected X-drive (C in succession. Fig. 2-81 shows waveforms of the XECL and XSCL signals on different time base. 15 XSCL pulses correspond to the first XECL pulse and 16 XSCL pulses correspond to each of the subsequent XECL pulses.




Fig. 2-81 LCD X-LINE Display Control Signal Waveforms

Observed LCD Y-Line Display Control Signal Waveforms

(Top) LP - measured at CN5, pin 7.

(Second from top) YSCL – measured at CN5, pin 3.

(Second from bottom) YSDU – measured at CN5, pin 4.

(Bottom) YSCL - measured at CN5, pin 9.




Fig. 2-83 LCD Y-Line Display Control Signal Waveforms

2.8.4 Jumper J5

This jumper allows the user to select one of two frame (FR) frequencies. It switches the FR signal to change the panel display mode. Jumper terminal A (see Fig. 2-84) is wired when the computer is shipped. Fig. 2-84 shows the FR signal generator circuit which includes the jumper Fig. 2-85 illustrates the timing relationships among various circuit signals.




Fig. 2-84 FR Signal Generator Circuit

The LP signal is fed to the first stage of the dual 4-bit binary counter, IC 9a. The signal frequency is divided down to one sixteenth (285 μ sec × 16 \pm 4.5 msec) and is further fed to the second binary counter. Two outputs are provided from pins 11 (20A) and 9 (20C) of the second counter, which respectively have one 32nd and one 128th of the original LP signal frequency.




Fig. 2-85 Timing Relationship Among RF Signal Generator Circuit Signals

Fig. 2-87 shows actual waveforms of the two FR signals.

(Top) J5, A (IC 2a Pin 10) (Bottom) J5, B (IC 7c Pin 63)




Fig. 2-87 FR Signal Waveforms

The proper FR signal should be selected by jumper J5, according to the nature of the liquid crystal display panel. If the jumper is improperly wired or not wired at all, vertical or horizontal ghost linesmay appear on the screen.

Select either signal A or B, observing which gives less ghost and better display quality.

2.9 A-D Converter

This is an A-D converter which has an analog input multiplexer and an input/output serial interface built in. A reference voltage of +2V is supplied to the converter, and is used to compare the various analog input voltages for conversion as shown in Fig. 2-88




Fig. 2-88

2.9.1 Operation Control

The +2V reference voltage and a clock signal of approximately 400 kHz are fed from external circuits when the +5V source is supplied, and the converter is activated. Then, to accomplish an actual A-D conversion, the following sequence of control operations must be externally provided:

1. Channel Selection

After activating a low \overline{CS} signal, the first channel selection address bit is supplied via the SI signal line, together with one shift clock pulse from the \overline{SCK} signal line. Repeating this operation eight times, with the address bit changed each time in sequence, causes the complete desired channel address to be set to the shift register in the converter. This then goes high. This causes the least significant bits of the shift register to be set to the address latch decoder and the channel is selected according to the two bits as shown in Table 2-16.

Bit O	Bit 1	Analog channel
0	o	0 (Temperature)
1	0	1 (Battery voltage)
0	1	2 (External input)
1	1	3 (Barcode)

Table 2-16 Channel Selection

2.9.1.1 A-D Conversion

Turning the CS signal high causes the A-D conversion, using the selected analog input channel when the sequence controller sets virtual bits to the sequential comparison register. An analog voltage equivalent to the value of the bits set in the sequential comparison register is generated by the converter and compared with the input analog voltage by a built-in comparator. It is then determined whether or not to reset any of the virtual bits, depending on the compared result. This operation is repeated until the exact combination of bits, which is equivalent to the input analog voltage, is finally set in the sequential comparison register. This sequence of operations requires a minimum of 56 clock pulses, and the entire sequence is repeated until the $\overline{\text{CS}}$ signal is turned low. Thus, the sequential comparison register is refreshed approximately 14 every μs (2.5 $\mu\text{s} \times 56 = 140~\mu\text{s}$) because the clock cycle is approximately 400 kHz.

2.9.1.2 Converted Digital Data Read

Turning the $\overline{\text{CS}}$ low causes the sequence controller to stop operating, terminating the conversion. Approximately 12.5 μs (a duration of 5 clock pulses) after this, the internal $\overline{\text{CS}}$ signal, which is used in the sequence controller, goes low, allowing the converter to be interfaced with the external circuit via signal terminals such as SO and $\overline{\text{SCK}}$, etc. The contents of the sequential comparison register have been set to the shift register by this time. Thus, when the shift clock $(\overline{\text{SCK}})$ pulse is supplied, the digital data is output over the SO line one bit at a time at the rising edge of the pulse.

2.9.1.3 Output Data

A specific value of total error is inherent to this A-D converter due to its physical property which varies depending on reference voltage. It internally converts an input analog voltage to a digital value of eight bits. However, the total error at a reference voltage of 2.0V is equivalent to the two least significant bits. Thus, only the six most significant bits are effective.

2.9.1.4 Timing

Fig. 2-89 shows a conceptual basic operation timing of the converter. The minimum conversion time corresponds to a duration of 56 clock pulses, writch is approximately 140 μ s (2.5 μ s × 56 = 140 μ s) because the clock cycle is approximately 400 kHz. Thus, a total data transfer time of approximately 400 μ s is required for channel selection and digital data read.




Fig. 2-8

2.9.2 Battery Voltage Detector Circuit

The battery voltage delection circuit detects two specific signals from low voltage (approximately 4.7V) and a recharge start voltage (approximately 5V)

When these voltage are sensed, following sequence is initialed.

- Recharge start voltage approximately +5V
 When this voltage is detected while the AC adaptor is connected, the 7508 switches the charge from trickle to normal mode.

2.9.2.1 Circuit Operations

Fig. 2-90 shows the battery voltage detector circuit. The battery voltage VB is fed to Ithe divider circuit, which consists of R69 and R57, through the fuse F1, and the transistor Q32. The divided voltage is supplied to channel AN1 of the A-D converter. The voltage drop across F1 and Q32 is negligible and the voltage at the AN1 terminal VAN1 is given as follows:

$$AN1 = \frac{VB \cdot R57}{R69 + R59}$$
 ----AN1 = 0.36·VB

■ Low voltage: The converted digital value, which is equivalent to the low voltage of +4.7V, is D9(H) at a reference voltage of +2.0V (the digital equivalent is FF(H)). This value is approximately equivalent to 1.69V. Thus, the VB voltage of 4.7V should generate a potential of 1.75V at terminal AN1 as determined by the following expression:

$$VB(x) = \frac{1.69}{0.36}$$

 Recharge start voltage: The recharge start voltage of +5V is converted to a digital value of E6(H). Thus, the potential at terminal AN1 should be 1.8V.




Fig. 2-90

2.9.3 Temperature Detector Circuit

When the power switch is off, battery power consumption is minimized by optinizing the refresh current according to ambient temperatures. The ambient temperature is sensed by a thermistor and fed to channel ANO of the A-D converter which detects the reference temperatures.

2.9.3.1 Circuit Operations

Fig. 2-91 shows the temperature detector circuit, including the sensing section. The reference voltage (VRF) is adjusted to +2.0V by VR2. Thus, the potential at point (A) is given as follows, because of the voltage divider circuit consisting of R76 and R111:




Fig. 2-91 Temperature Detector Circuit

$$VRF = \frac{R111 \cdot Vx}{R76 + R1111}$$

$$Vx = \frac{VRE (R76 + R111)}{R111}$$

$$Vx = \frac{2 (34.8 \times 10^3 + 100 \times 10^3)}{100 \times 10^3} = \underline{2.696 (V)}$$
Potential at point (A)

The potential (A) is also applied to the voltage divider circuit consisting of R86 and the thermistor TH1, which is the temperature sensor. The potential at the junction of R86 and TH1, VTH, which is supplied to channel ANO, is therefore represented by the following expression:

$$VTH = \frac{R(TH1) \cdot 2.696}{R86 + R(TH1)}$$

where the thermister resistance R (TH1) has the following temperature characteristic:

R (TH1) = 56 K exp 4.3 (
$$\frac{1}{0.2732 + t} - \frac{1}{0.2982}$$
) [t: 'C]

As the temperature rises, the thermister resistance decreases, causing the voltage supply to the ANO channel (VTH) to be lowered.

2.9.3.2 Processing By Sub-CPU After Detection

The sub-CPU 7508 converts the ANO voltage to a digital value based on the reference voltage. The sub-CPU then finds the points that correspond to 25°C and 45°C, and controls the D-RAM refresh current for saving power consumption as follows:

<temperature (*c)="" range=""></temperature>	$<$ D-RAM refresh current (μ A) $>$
45 or above	1400
25 or above	600
Below 25	300

2.9.4 Analog Input (ANIN)

The Analog Input (ANIN) terminal in the analog input interface, which is connected to the AN2 terminal of the A-D converter, provides a universal A-D conversion capability which can convert any analog voltage signal from OV to +2V to digital data from OO (H) to FF (H). A triggering output (TRIG) terminal is provided in this interface so that a wide variation of analog devices from a simple one such as a joystick to a complicated measurement instrument can be connected. The ANIN signal line may be pulled up to the +5V supply via the jumper J4.

The input signal is limited from 0V to +5V by voltage limiter diodes, and high frequency noises on the signal line are removed by a filter circuit, including the capacitor C37, before being connected to the A-D converter. Fig. 2-92 shows the barcode control circuit.




Fig. 2-92 Barcode Control Circuit

2.9.5 Barcode Input (BROT)

The barcode input (BRDT) terminal is connected to the AN3 terminal of the A-D converter, through voltage limiter and noise limiter circuits similar to the ANIN signal line described above, and pins 1 and 2 of the NAND gate 3D. The NAND gate feeds the barcode data input signal to the read circuit, which is discussed in detail in the next section, "Barcode Interface". The AN3 channel provides a route to a special check function for any unacceptable deviation from the nominal voltage levels, +5V and the ground level, of the barcode data signal.

Barcode Interface

There are may barcode systems for each of which a different barcode data read progam is required. In addition, there are numerous models of barcode readers whose hardware characteristics (which require different barcode color pattern specifications, scanning angles, and/or reading heights, etc.). This computer incorporates an interface for TTL-compatible, hand-held barcode readers which are discussed in detail in the following:

This interface has a +5V line terminal that can be used to supply the operating power to the connected barcode reader. The supply is controlled by the barcode reader power on/off (SWBCD) signal fed from port 12 of the gate array GAH40M which can be directly controlled by bit B of main CPU address 00.

The barcode data signal line is supplied to the AN3 terminal of the A-D converter, through a voltage limiter and noise eliminator circuits, similarl to the ANIN signal line, and port 14 of GAH40M (BCD) after being inverted by the IC 3D as described above. There the signal is examined whether it is active (ON or MARK) or inactive (OFF or SPACE), and each active (MARK) duration (i.e., the pulse width) is measured under the control of the main CPU. Before proceeding to the discussions on the barcode interface circuit operations, basic functional theories of a barcode reader and a sample waveform which it generates from a given barcode pattern are discussed here.

Barcode Reader




Fig. 2-93 Barcode Reader Funcational Block Diagram

As shown in Fig. 2-93, the reader has a light source and a reflected light sensor which connects the optical barcode pattern (a series of variations of contrast, generated by the black stripes and exposed white sheet) to a series of electrical pulses. Many barcode readers are of a hand-held type so that each scan inevitably causes a variation in the output pulse signal (BRDT) due to difference of scanning speed as shown in Fig. 2-94.




Fig. 2-94 Barcode Data Signal Variation Due To Scanning Speed Difference

If the pattern were read at almost the same scanning speed (i.e., at a constant barcode movement speed), the ratio of the corresponding marks and spaces would remain the same. Thus, the pattern could be correctly read in principle by supposedly triggering a time measurement mechanism with each pulse, measuring the time between the pulses, and processing the pulse intervals based on a reference timing obtained from the measurment. This sequence of operations are actually accomplished by software as discussed below.

Barcode Data Processing

Read barcode pattern data are detected and processed under the control of the main CPU. A trigger pulse, which is generated by the leading and/or trailing edge of each arriving barcode data pulse and a free-running counter (an endless counter which repeats counting from 0000 (H) to FFFF (H) are used to detect the pulses; a data pulse is detected by comparing the counter value at the time a trigger pulse is generated and at the time the next trigger pulse is generated. Fig. 2-96 illustrates the operation.




Fig. 2-95 Barcode Data Read Circuit Block Diagram

The barcode data read control is initiated by an interrupt issued from the gate array GAH40D to the main CPU. It occurs when the input capture flag (ICF) is turned ON by a barcode pattern read (i.e., reader scanning). The trigger may be generated at a different point or points on the pulse, depending on the BRDT triggering mode selected by the user. (See Table 2-17.)

When interrupted, the main CPU first reads address 0002 to store the lower eight FRC bits in the corresponding lower half of ICR, then it reads address 0003 to store the upper

Table 2-17 BRDT Triggering Modes

Addres	s 0000	BRDT triggering mode	
Bit 1	Bit O	(polarity)	
0	0	Triggering is disabled	
0	1	Triggering at falling edge	
1	0	Triggered at rising edge	
1	1	Triggered at both rising and falling edges	

eight FRC bits in the upper half of ICR, and resets ICF, removing the triggering signal. At the time the trigger pulse is generated, the main CPU reads addresses 0000 and 0001 to determine the FRC count value: ICR maintains this value until it is updated by the next FRC read, while FRC continues counting until another interrupt by the BRDT trigger pulse occurs. The next pulse repeats the operation. In this manner, the main CPU can accurately read the barcode pattern data by means of software.

The BRDT signal is also connected to the A-D converter; converter output is used to examine the barcode data signal for any unacceptable deviation from the nominal voltage levels and has nothing to do with data read.




Fig. 2-96 Barcode Interface Circuit

Fig. 2-97 shows an example of the barcode patterns. (This pattern is for low-resolution of CODE 39.




Fig. 2-97

2.10 ROM Capsule

The ROM capsule can hold two 256kB ROMs and is controlled by the gate array GAH40S. A power supply line which generates and supplies +5V power from the VB line to the capsule, as required, is also included in the circuit. Fig. 2-98 is a block diagram of the ROM capsule and its control and data lines and buses.




Fig. 2-98

2.10.1 Addressing

Two 2767 (8kB), 27128 (16kB), or 27256 (32kB) ROM can be mounted to the ROM capsule and are accessed via the 6303 slave CPU as follows:

The ROMs are addressed using the data address lines DAO through DA7. An address is therefore set in GAH40S in two parts. GAH40S has two 8-bit PROM address registers; High and Low, which can be directly accessed as an I/O address from the slave CPU.

The most significant bit (MSB) of this set of address registers is used to select either ROM # 1 or # 2 (i.e., serves as the chip select bit). Fig. 2-99 is a block diagram conceptually illustrating ROM capsule addressing.




Fig. 2-99

ROM data is read by a read at I/O address 0023H from the 6303.

2.10.2 Power control

The +5V ROM power supply is controlled via, the 6303, by accessing the command register in GAH40S. The process is similar to the ROM data read. The SWPR signal, which turns the power supply on and off, corresponds to bit 0 of the command register (I/O address 0021H), which is under the direct control of the 6303.




Fig. 2-100

This power supply is controlled using a 3-second timer and operates as follows:

- (1) When power is off The SWPR signal enables the voltage regulator. 50 ms later, ROM is read and the timer is triggered.
- (2) When power is already on ROM is read and the timer is triggered.

The above 3-second timer is used to enable the voltage regulator only during ROM read; the regulator is automatically disabled if ROM is not read within three seconds. ROM access is made efficient in cases where many ROM reads are repeated within a short period of time by eliminating the 50 ms wait time required for regulator stabilization. Fig. 2-101 illustrates an outline of the regulator control.




Fig. 2-101 ROM Power Voltage Regulator Control

2.10.3 ROM Data Format

It should be noted that the logical addresses (memory addresses as seen from the main CPU) and the actual ROM addresses do not completely match, as shown in Table 2-18. Logical addresses are used in the following descriptions on ROM data format.

Table 2-18

		RQM Address					
Logical address	2764 (8 kB)	27128 (16 kB)	27256 (32 kB)				
0000	00,00	0000	4000				
(1FFF	\ \ \	(
3FFF		3FFF	7FFF				
4000			0000				
) 7FFF) 3FFF				

2.11 RS-232C Interface

This interface is controlled by the programmable serial controller 82C51 (IC 2C). The interface requires special voltage supplies that meet the RS-232C standard. \pm 8V sources are provided from a DC-DC converter regulator which generates the voltages from the battery voltage (VB) under the control of IC 4C.

2.11.1 RS-232C levels

The RS-232C standard defines the space state as being between +25V and +3V inclusive, and the mark state be between -25V and -3V inclusive. This circuit uses the DC-DC converter to generate the voltage sources of $\pm 8V$ from the battery voltage (+5V) for the RS-232C levels. Table 2-19 summarizes the relationship between the levels and data signals.

Table 2-19

Voltage Level	Data Signal	Timing Signal	State	Start/Stop Bit in Start-Stop System
+8∨	0	On	Space	Start bit
-8V	1	Off	Mark	Stop bit

The interface circuit uses the receiver circuit shown in Fig. 2-103, which can receive up to maximum levels of \pm 25V.




Fig. 2-103

The RS-232C input signal is converted to TTL level by the two limiter diodes after passing through the 10 knhm resistor.




Fig. 2-104 RS-232C Interface Circuit

2.11.2 RS-232C Interface Circuit Operations

The base transmit/receive clock signal is supplied from GAH40M and data are converted from parallel to serial and vice versa at the same rate as the base signal; one sixteenth or one sixty-fourth of the base rate can be selected using the mode instruction register. The baud rate generator in GAH40M needs to be set to the desired rate before an RS-232C operation is initiated. The data read/write and interrupt are controlled by the main CPU and via the GAH40M.

2.11.2.1 Baud rate Generator Setting

The baud rate generator can be set by modifying bits 4 through 7 of the register, I/O address 00, through a write from the main CPU:

Table 2-20 Baud rate Generator Settings
-Bit 7
-Bit 6
-Bit 5

		ΓBi	t 5						
			Bit	4					
B R	B R G	B R G	B R G	TXC	RXC	Baud Rate ×	8251 1/16	Baud Rate >	8251 1/64
G 3	2	1	0	(8251 clock)		TX	RX	TX	RX
0	0	0	0	1.74545K	1.74545K	110	110		
0	0	0	1	2.4K	2.4K	150	150		
0	0	1	0	4.8K	4.8K	300	300		
0	0	1	1	9.6K	9.6K	600	600	150	150
0	1	0	0	19.2K	19.2K	1200	1200	300	300
0	1	0	1	38.4K	38.4K	2400	2400	600	600
0	1	1	0	76.8K	76.8K	4800	4800	1200	1200
0	1	. 1	1	153.6K	153.6K	9600	9600	2400	2400
1	0	0	0	19.2K	1.2K	1200	75		
1	0	0	1	1.2K	19.2K	75	1200		
1	0	1	0	307.2K	307.2K	19.2K	19.2K	4800	4800
1	1	0	٥	3.2K	3.2K	200	200	- -	

For asynchronous transmission/reception (start-stop bit system), the transmit/receive clock rate is internally obtained by dividing the base signal down to one sixteenth or one sixtyfourth.

The AUX signal is supplied to pin 4 of IC 12D and pin 8 of the IC 3E. When this signal goes low, the two AND gates are disabled and the RS-232C interface is diactivated. And input/output from/to the option unit is possible. When the AUX signal goes high, the RS-232C interface is enabled and the option unit is deactivated.

2.11.2.4 Operation Timing

Handshaking of this interface varies depending on software specification. Fig. 2-107 illustrates the timing relationship among the interface operation signals.




Fig. 2-107 RS-232C Interface Signal Timing Relationship

< Setting up for Communications >

The interface set-up operations are common to RS-232C transmitting and receiving . The SWRS signal from GAH40M first enables the $\pm 8V$ regulator. At the same time, the INHRS signal is activated to prevent the regulator output from being supplied until it rises beyond a certain level and becomes stable. Then, the interface issues the DTR signal to check whether the connected modern is ready. If ready, the modern responds to DTR with the DSR signal and waits for the arrival of the RTS signal or carrier (CD). In the following discussions, either RS-232C interface can be transmitter or receiver.

< Transmission >

The transmitter interface issues the Request to Send (RTS) signal to its modem. This causes the modem to output a carrier over the communications line to put the receiver RS-232C interface in the receive state. After this, the modem returns the Clear to Send (CTS) signal to the transmitter interface. This causes the interface to initiate a serial data transmission. The modem modulates and transmits the data bits over the communications line.

< Reception >

The carrier, arriving over the communications line, is detected in the receiver modem after passing through a hand-pass filter. This state is informed to the receiver interface via the Carrier Detect (CD) signal. The interface assumes the Ready-to-Receiver state and the subsequently arriving data is demodulated by the modem and is read by the receiver interface. Fig. 2-108 illustrates the signal follow, including flow over the communications line.




Fig. 2-108

2.11.2.5 Signal Level Conversion

An IC 75188 (USART) is inserted in two RS-232C interface output signal lines to convert the TTL levels to the RS-232C levels of \pm 8V.

A limiter circuit consisting of two diodes is used for the level conversion from RS-232C to TTL. Fig. 2-109 shows the individual circuits.

< Output signal lines >

There are three output signal lines; RTS, TXD and DTR. RTS and TXD are converted by the IC 12C (75188). DTR is normally pulled up to the –8V supply and it is driven to +8V only when DTR goes low.

< Input signal lines >

There are the four input signal lines; RXD, CTS, DSR, and CD. These signals are converted by the limiter diode circuit shown in the figure. Mark (negative level) causes a current through the diode B, clamping the input to IC 4049 at the ground level. Space (positive level) causes a current through the diode A to the +5V supply, clamping the input at +5V.




Fig. 2-109

- * This interface circuit uses RS-232C levels of $\pm 8V$. The standards define the levels as follows:
 - Mark logical "1" (stop-bit level): −3V ~ −25V
 - Space logical "0" (start-bit level): +3V ~ +25V

2.11.2.6 Reception

The input interface line signals RXD, CTS, DSR, and CD can always be read, regardless of whether power is on or off.

That is, the RS-232C interface supply voltage regulator needs not be turned on only for reception provided that the CD (DCD) signal is monitored with the DSR signal held high or the reception check is disabled.

• The 10 kohm current limiting resistor inserted on the receive signal line as shown in Fig. 2-110 protects the connected device from excess current or voltage drop. The next voltage limiter circuit, consisting of two diodes, and converts the RS-232C line levels from the mating transmitter to the 0/+5V TTL levels. The 100 kohm resistor pulls the limiter output down to ensure that the inverter IC 9B to functions properly.




Fig. 2-110

2.11.2.7 Operation Mode Switching

The transmit/receive lines between the option unit (if connected) are connected to the transmit/receive data lines (TXD/RXD) between the serial controller 82C51 (2A), as well as to the those lines going to and from the RS-232C interface, as shown in Fig. 2-111.

These two pairs of lines cannot be controlled simultaneously. It is necessary to enable one either pair or no other. This is accomplished by the AUX signal, issued from gate array GAH40M. This signal is controlled by the main CPU using bit 5 of its I/O address 0002. When the bit is 0, the AUX signal is held low, disabling the transmit/receive data lines to/from the RS-232C interface at gates 3E and 12C respectively. When the bit is 1; i.e., the AUX signal is high, the data lines are disabled. Thus, the option unit data lines must be disabled at the option unit in order to prevent mixture of the signals.




Fig. 2-111

2.12 Serial Interface

This interface is provided by using the serial port of the 6303 slave CPU. A baud rate is obtained by dividing the 614 kHz system clock supplied from the 6303 according to the command sent from the main CPU. Fig. 2-112 is a circuit diagram of the serial interface.




Fig. 2-112 Serial Interface Circuit

2.12.1 Power Supply

The driver (12C) and receiver (9B) circuits in this interface are the same as those used in the RS-232C interface. Thus, the same $\pm 8V$ voltage regulator is required, which is also controlled by the gate array GAH40M. See paragraph 2.5.3 for details of the regulator operation.

2.12.2 Data Transmission Rate

A baud rate can be determined by varying the internal frequency division of the clock signal to the slave CPU (2.4576 MHz). One of four baud rates, 38.4K, 4800, 600, and 150 bps, can be selected. The baud rate selection is accomplished by rewriting slave CPU address 0010 (the Slave CPU transmission rate/mode control register) as shown in Table 2-21. (The original frequency of 2.4576 MHz is quartered within the slave CPU to the 614 kHz operating clock signal.)

Address 0000		Frequency Division Ratio (Frequency			
Bit 1	Bit O	Division to the Operation Clock Signal):	Transmission Ration to the Operation Clock Signal)		
0	0	1/16	26μs	34800 bauds	
0	1	1/128	208 <i>µ</i> s	4800 bauds	
1	0	1/1024	1.67ms	600 bauds	
1	1	1/4096	6.67ms	150 bauds	

Table 2-21 Option Unit Data Transmission Rate Selection

2.12.3 Interface

The signal voltage levels are the same meaning that used in the RS-232C interface, as shown in Table 2-22.

Table 2-22 Data Signal	Voitage	Levels
------------------------	---------	--------

Voltage Level	Data Signal	State	Corresponds to Start or Stop Bit State.
+8V	0	Space	Start bit
-8V	1	Mark	Stop bit

- The Transmit (PTX) signal line is controlled by the INHRS signal via transistor Q16 inserted
 across that line and the -8V supply. This is required to suppress the regulator output, preventing its rise time irregular voltage waveform from being recognized as a start bit by the connected device.
- The PRX and PIN signal lines have a 10-kohm current limiting resistor, a voltage limiter circuit, consisting of two diodes, and a 100 kohm pull-down resistor, as shown in Fig. 2-113. The current limiting resistor protects the connected device from overload and voltage drop. The voltage limiter converts the ±8V RS-232C levels to the 0/+5V TTL levels. The pull-down resistor ensures that the IC inverter to functions properly.




Fig. 2-113

2.12.4 Circuit Operation

The interface allows the following full-duplex data transmission between the computer and the connected device:

Number of start bits: 1 bit
Data length: 8 bits
Number of stop bits: 1 bit

Parity: Not used.

The POUT and PIN signals, which respectively, indicates whether the computer (or the connected device) is in the transmit or receive state. However, these signals will rary depending on the connected device and/or the application program used in the computer. See Fig. 2-114.




Fig. 2-114 Serial Interface Signals

2.13 Speaker Circuit

A cone speaker is built in on the back side of the MAPLE board. An external speaker can be also connected as required.

(1) Input signal

The following three signals are input to the speaker circuit:

- Microcassette read signal may be a sound source.
- Slave CPU 6303 output.
- Expanded interface SPI signal.

(2) Output control

The output to the speaker is controlled by the slave CPU 6303 via its port 17 as follows:

The output level to the speaker can be adjusted by a variable resistor.

Port 17 level Control

High Enables the speaker circuit.

- Low Disables the speaker circuit.
- The internal speaker is automatically switched to the external speaker when the speaker cord jack is connected with CN11.

(3) Speaker

The built-in speaker is a 200 mW, 8 ohm cone speaker with a frequency range from 600 Hz to 10,000 Hz.

Note: The BEEP command can specify up to 2500 Hz.

2.13.1 Circuit Operations

The speaker circuit includes an operational amplifier (NJM 386, 8B) whose operation voltage is controlled by the slave CPU 6303 via port 17. When port 17 is at the high level, the operational amplifier is activated. See Fig. 2-115.




Fig. 2-115 Circuit Operations

When the operational amplifier is activated, the SPI, RDSP, and slave CPU output signals are fed to the non-inverted input terminal (pin 3) of the amplifier through the respective resistors and the capacitor C18, are amplified and the output is obtained at pin 5.

The inverted input terminal (pin 2) is grounded. When the voltage at the negative pole terminal of C18 deviates from the ground level, therefore, the voltage divided by the variable resistor VR1 is supplied to the non-inverted input terminal (pin 3) and amplified.

C18 is inserted to reject the DC component of the incoming signals.

2.13.2 System Outputs to Speaker

Any one of the sounds listed in Table 2-23 can be output to the speaker(s) from the system via the BASIC SOUND command, e.g., /n the application program.

Table 2-23 System Outputs to Speakser

Occasion	Sound		
Power on in Restart mode	One short sound of selected frequency		
Power on in Continue mode	One long sound of selected frequency		
Before password entry	One "peerce"		
Alarm/wake while power off	Three "peeroes"		
Alarm/wake display	Three "peeroe"		

The buzzer is sounded by a combination of the above sounds.

Example: When the computer enters the Restart mode at the Wake time while power is off. Three "peeroes" and one short sound of the selected frequency occur.

Ovserved Speaker Output Signal Waveforms

(Top) RD – Measured at IC3, pin 1. (Bottom) RDSP – Measured at CN1, pin 5.

 * Adjusts the volume control variable resistor VR1 at the middle when playing back AZI-MUTH tapes.




Fig. 2-116

When the variable resistor VR1 is set minimum, the RDSP signal has almost the same phase as the output signal at IC3, pin 1. However, its phase amplitude decreases as VR1 resistance increases.

2.14 Dynamic RAM

As shown in Fig. 2-117, eight address lines, one data input, and one output line are connected to the D-RAM, which is controlled by four signals; W, RAS, CAS, and RF.




Fig. 2-117 D-RAM Control Functional Block Diagram

< Address lines >

Each D-RAM chip has a capacity of 64k bits, permitting only eight lines to be addressed at a time. Therefore, GAH40D sends the upper and lower eight bits of the 16 bit address lines from the main CPU separately. This address mode is illustrated in Fig. 2-118.




Fig. 2-118 D-RAM Addressing Control

2.14.1 D-RAM Accesses

The D-RAM is read/written and refreshed via the gate array GAH40D. The D-RAM is a quasi C-MOS product (the output section is built with C-MOS and the internal circuitry uses N-MOS), which requires a relatively large amount of operating current. Consequently, a power-saving feature is provided, which selects a minimum safe refresh current, depending on ambient temperature.




Fig. 2-119 D-RAM Configuration

An external 64kB or 128kB D-RAM memory can be expanded as an option unit, which can also be battery-backed up, as shown in Fig. 2-119; the refresh signals DW and DCAS are also supplied from the sub-CPU 7508 to the option unit.

2.14.2 D-RAM Refresh by Sub-CPU

The D-RAM refresh feature is enabled whenever the D-RAM is not being accessed by the main CPU. The feature refreshes the D-RAM using two signals: DW and DCAS. Refresh is performed in one of three modes, automatically selected depending on ambient temperature.

1) Operation modes

The Sub-CPU 7508 monitors the ambient temperature, which is read as a resistance variation of a thermistor connected to channel ANO of the A-D converter 7001, and an internal control program determines one of three predetermined temperature ranges into which the read valuifalls. The sub-CPU sets the states of ports 72 and 73 according to the selected temperature range. The range is indicated to the gate array, GAH40D, which internally generates two refresh control signals $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, and supplies them to the D-RAM chips. Table 2-24 summarizes the relashionship between the modes and the control signals.

Table 2-24 D-RAM Refresh Mode and Contrl Signals

Refresh	Refresh Ambient		nals to D-RAM	Control signals from 7508 to GAH40D		
mode	temperature range (°C)	CAS	WE	DCAS	DW	
TH	45 ~	H	Н	0	0	
TM	25 ~ 45	Н	L	o	1	
TL	0 ~ 25	L	305 µs	1	1	

2.14.3 D-RAM Refresh by Main CPU

The main CPU refreshes the D-RAM by issuing the lower serven refresh address bits and the MREQ and RF signals after each operation code fetch during the M1 cycle. The actual waveforms of the related signals are shown in the following:

Observed signal waveforms

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals

(Top) RAS signal – measured at IC 6A, pin

17

(Bottom) CAS signal - measured at IC 6A, pin

44




Fig. 2-120 RAS and CAS Signal Waveforms

Menu display

(Top) RF output - measured at IC 6A, pin

40

(Bottom) Z-RF input - measured at IC 6A, pin

29




Fig. 2-121 Z-RF and RF Signal Waveforms
During Menu Display

Read/write

RF ouput - measured at IC 6A, pin (Top)

Z-RF input - measured at IC 6A, pin (Bottom) 29




Fig. 2-122 Z-RF and RF Signal Waveforms **During Read/Write**

CHAPTER 3 OPTION (PRINCIPLES OF OPERATIONS)

3.1	MICROCASSETTE	3- 1
3-2	RAM DISK UNIT	3-18
3-3	MODEM UNIT	3-35
3-4	MULTI UNIT	3-66
A DD	DENINY	2 01

3.1 Microcassette

The microcassette tape is controlled by the 6303 slave CPU. The unit requires a comparatively large power supply because of the mechanical functions it performs. It is powered only when used. Fig. 3-1 is a block diagram illustrating signal flow to and from the microcassette.




Fig. 3-1 Microcassette Tape Operation Control Block Diagram

3.1.1 Slave CPU Functions

The 6303 slave CPU directly controls all microcassette tape operations using the following signals:

HSW: Indicates the current position of the read/write head (LOAD/ UNLOAD).

WE: Indicates whether the microcassette is write-enabled.

(detects the presence of the microcassette write inhibit tab).

ERAH: Erase signal,

HMT: Head pinch motor drive signal.

D: Write data.

3.1.2 Gate Array Functions

The gate array issues or accepts the following signals under the control of the slave CPU:

MTA - MTC: Capstan motor drive control signal

CNTR: Tape count detection signal (photo-reflector detection signal)

RDMC: Read data

SWMC: MMC board and mechanism operation power control signal

3.1.3 Microcassette Tape Data Format

Data are recorded on a microcassette tape in blocks of 256 bytes and all cassette tapes are accessed in blocks. Fig. 3-2 illustrates the structure of a data block.




Fig. 3-2 Microcassette Tape Data Format

One tape reel (or one tape volume) consists of a directory and one or more files. The directory consists of three blocks; the first block contains identification data for the tape and directory and the second and third blocks contain control data for the files.

One file consists of a header block, one or more data blocks, and an end-of-file (EOF) block. Fig. 3-3 illustrates the general data structure of one reel.




Fig. 3-3 Cassette Tape Reel Structure

3.1.4 Outline of Microcassette Mechanism




Fig. 3-4

3.1.5 MMC Board

The MMC board consists of two major sections, the motor drive control and read/write, which provide the following functions:

3.1.5.1 Motor Control Section

The motor control section occupies the upper half of the MMC board and controls the capstan motor and head pinch motor drive, and tape count detection. The individual circuits are discussed in the following:

(1) Capstan motor drive circuit

This circuit uses two ICs: IC1 and IC2, IC1 controls motor drive circuit switching and IC2 controls motor revolution speed.

Motor drive circuit

Fig. 3-5 shows the internal circuit of IC1.




Fig. 3-5 Motor Drive IC Circuit

The circuit switches the polarity of the voltage applied to the capstan motor. Simplified circuit descriptions follow. While the actual circuit operation is more complicated, the basic operation is the same.

Table 3-1 Cassette Tape Operation Truth Table

Operation	мтс	MTB	MTA	Erase Head	Head Position
READ (Replay)	0	0	1	0	Load
WRITE (REC)	0	0	1	1 ¦	Load
REWIND (FAST)	1	†	0	0	Unload
REWIND (SLOW)	0	1	0	0	Unload
F.F. (FAST)	1	0	1	0 ;	Unload
F.F. (SLOW)	0	0	1	0	Unload

MTA = High, MTB = Low

Since both the signals are supplied to the exclusive OR gate A, the base of the transistors Q2 and Q3 are held high, maintaining them in conduction. This causes the emitter of Q2 to be held high which in turn maintains transistor Q7 in conduction, holding the M- terminal of the capstan motor at ground level. The low signal inverted by inverter C turns transistor Q4 on which drives the external transistor Q1, supplying the VBSW voltage to the M+ terminal of the capstan motor. This results in a forward capstan motor drive which winds the tape. (The motor control transistors Q4 and A7 are in conduction.)

MTA = Low, MTB = High

Both Q2 and Q3 are in conduction similare to the above phase. However, the high level at the collector of Q3 maintains the transistor in conduction this time, causing the the M+ terminal of the capstan motor to be held at ground level. The low signal inverted by inverter D turns transistor Q6 and supplies the VBSW voltage to the M+ terminal. This results in a backward capstan motor drive, which rewinds the tape. (The motor control transistors, Q5 and Q6, are in conduction.)

MTA = High, MTB = High

When both the signals are high, the low output of the exclusive OR gate A cuts off transistors Q2 and Q3, and no effective control signal can be output at the emitter of either transistor, but the high level output of AND gate B maintains transistors Q5 and Q7 in conduction, holding both the M+ and M+ terminals of the capstan motor at ground level. (The motor control transistors Q5 and Q7 are in conduction.)

MTA = Low, MTB = Low

Both the outputs of the exclusive OR gate A and the AND gate B are low; no control signal is available. All the motor control transistors, Q4 through Q7, are cut off, leaving the capstan motor in a floating state.

The external transistor Q1 is controlled by the output at pin 6 of IC2 (a speed control signal). Thus, the VBSW voltage may not be supplied to the capstan motor if either Q4 or Q6 is in conduction.




Fig. 3-6

3.1.5.2 Motor Revolution Speed Control Circuit

This circuit controls revolution of the capstan motor to ensure a cassette tape feed at a constant speed. Tape must be read/written at <u>a speed of 2.4 cm/s</u>. To secure this tape speed, the capstan motor must revolve at 2,400 rpm.

Because no tape speed control is desired during fast forward feed or rewind, a function which can enable or disable the tape speed control is also required. Fig. 3-7 is a block diagram of the internal circuit of IC2.




Fig. 3-7 IC2 Internal Circuit Block Diagram

The principle of the motor speed control can be illustrated by Fig. 3-8.




Fig. 3-8 Motor Speed Control Circuitry

Integrating Circuit

The IC output is a pulse signal as shown in Fig. 3-9. However, the capstan motor cannot be controlled by a pulse signal as the motor would oscillate. The IC output is integrated by the next stage integrating circuit, which uses the external capacitors C3 and C4. The pulse delay time (t) is determined by the capacitance of C4.





Fig. 3-9 Integrating Circuit

Current Control

The output current from the integrating circuit is amplified and the amplified current is limited to a proper value by the external resistor R3. Fig. 3-10 conceptually illustrates the principle.



3-7

3.1.5.3 Power Supply

Because IC 2 requires a negative voltage supply, pin 5 is grounded and pin 4 is connected to the VBSW voltage.

Input - Monostable Circuit

Motor speed control is accomplished by comparing the time constant determined by VR1, R5, and C7 with the frequency fed back from the capstan motor tachogenerator. The relationship between the time constant and the rpm of the capstan motor is as follows:

$$NP = \frac{1}{1.17Rx C7}$$

$$2400 \cdot 10 = \frac{1}{1.17 \text{Rx} \cdot 0.01}$$

$$Rx = \frac{24 \times 10^3}{1.17 \times 0.01} \dots \underline{Approximately 205 \ k\Omega}$$

where N: rpm of capstan motor - 2,400 rpm

P: Number of tachogenerator poles - 10

Rx: Total resistance of VR1 and R5 (kohms)

C7: 0.01 uF (pF)

The specified speed should be attained by adjusting VR1 nearly at the center. The optimum frequency output from the tachogenerator, 400 Hz, is deviced as follows:

$$\frac{2.400 \text{ rpm}}{60} \times 10 \text{ (poles)} = 400 \text{ Hz}$$

3.1.6 Mechanism Control

3.1.6.1 Tape Count Detection

Tape count detection is accomplished by mirrors directly coupled to the left reel (the reel taking up tape during read/write) and a photo-reflector assembly (a single element which is a combination of a light emission diode and a phototransistor). Fig. 3-11 shows the circuit and the positional relationship between the elements.




Fig. 3-11 Tape Count Detector Circuit and Positional Relationship between Elements

The reflector drum has four mirrors on it as shown in Fig. 3-11. One reel revolution is counted as four.

3.1.6.2 Head Pinch Motor Control

The head pinch motor moves the P-lever assembly consisting of the pinch roller and the read/write head. The assembly slides back and forth to accomplish tape loading and unloading. This motor always revolves in a direction and drives two cams; one is used to move the P-lever assembly back and forth and the other makes and breaks the HSW switch, which detects the read/write head position. Fig. 3-12 shows the control circuit.




Fig. 3-12 Head Pinch Motor Control Circuit

When the HMT signal goes high, the transistors Q5 and Q2 are turned on and the VBSW voltage is supplied to HPM1 (the positive side terminal of the motor), revolving the motor which in turn causes the P-lever assembly to move back and forth.

When the HMT signal is turned low to stop the motor, the output of IC5 turns off and the output of pin 6 goes high, turns off transistors Q5, Q2, and turns on Q3. This causes the HPM1 line to be shorted to ground, and applies a brake to the motor, preventing revolution by inertia. If the motor continued revolving by inertia, the read/write head position and the pinch roller's contacting pressure against the capstan shaft would deviate from the specifications, and such failures as read/write error would occur.


The zener diode ZD1, connected at the base of Q5 maintains the voltage supplied to the motor below the VBSW voltage (approximately 5V). – (A higher motor drive voltage would increase the motor inertia as described above.)

3.1.6.3. Erase Circuit

When the ERAH signal is activated low, transistor Q3 is turned on. This causes a current from the VBSW line to ground passing through the erase winding of the read/write head, and erasing previously written tape data. This circuit operates only during write.

Read/Write Head Structure

8oth the read/write and erase heads make use of leakage flux.



Data are actually written on the tape at the copre slit where leakage flux is generate.

Fig.3-13 Read/Write Head Structure

3.1.7 Read/Write Control Section

The read/write control is located in the lower half of the MMC board and consists of a read and write circuit. However, most of the section is actually occupied by the read circuit operational amplifier.

3.1.7.1 Write Circuit (Erase and Write)

Magnetic tape write is accomplished using leakage flux as illustrated above. A logical value of 0 or 1 can be written on reversing tape by reversing the direction of the flux; i.e., the direction of the current through the write head winding.

This circuit reverses the write current direction by means of charging and discharging an electrolytic capacitor. Thus, the current waveform theoretically looks as shown in Fig. 3-14.






Fig. 3-14 Tape Write Current Waveform

Writing a value is ultimately generating a magnetic polarity determined by the write current direction. In order to eliminate interference which may be caused by data patterns previously written (magnetized) on the tape, the erase head is always activated during write operation initiated by the ERAH signal. New data, then will not be affected by previously magnetized polarities and the tape can be uniformly magnetized as new data is written Fig. 3-15 conceptually illustrates this operation, including the positional relationship between the read/write and erase heads.



3.1.7.2 Circuit Operations Fig. 3-16 illustrates the write circuit. To write data, the direction of the write current through the read/write head is alternated by repeating charging and discharging the electolytic capacitor C12.



013

Fig. 3-16

A series of actual data bits is written on tape by alternating current to enable or disable, depending on the value of each bit, the pull-up of the input to pin 5 of IC5 to the VLSW voltage line through R4. The WD signal, which represents the logical value 0 or 1 of each data bit, usually varies its level and appears as shown in Fig. 3-17; it looks like a train of pulses.




Fig. 3-17 Write Signal (WD) Pulse Train

The flag bit is also written for each data byte and the write signal appears as shown in Fig. 3-18.




Fig. 3-18 Sample Write Signal Waveform

The above sample illustrates a data write (i.e. transfer) rate of approximately 1286 bps. As shown below, the rate varies depending on the bit configuration of the byte. Because the above sample data byte has four bits on and four bits off, the time required to write the entire byte (8 data bits and 1 stop bit) is:

$$4 \times 0.5 + 5 \times 1.0 = 7 \text{ ms}$$

Thus, a write time of 0.777 ms (7/9) is required per bit, resulting in the data transfer rate of approximately 1286 bps.

Circuit Operations During Non-Write

Part 21 of the 6303 slave CPU on the MAPLE board is a floating part, IC neither activate nor non-active signals are output. The WD signal line is always pulled up through a 100 kohm resistor. This causes output pin 13 of IC5 to be held low. The positive pole terminal of capacitor C12 is always grounded through the diode D2 and IC5, and no current flows through the read/write head.

Circuit Operations During Write

When the WD signal is low, a current flows from the VLSW line to port 21 through R40 and D6, lowering pin 13 of IC5 to almost OV. This causes pin 12 to go high which allows the capacitor C12 to be charged, resulting in the write current through the read/write head in the direction indicated as I2 in Fig. 3-16.

When the WD signal goes high, C12 starts charging and results in the write current indicated as 11. This charge and discharge cycle is repeated for each data bit until the complete series of data bits is written. The diode D2 connected at pin 12 of IC5 limits the top and bottom of the signal by approximately 0.6V each as shown in Fig. 3-19. This serves to supply the optimum current waveform to the write winding.




Fig. 3-19 Write Current Waveshaping

For data integrity, however, the data section of each file is written twice. Furthermore, each cassette tape reel requires a directory and a gap between blocks. Thus, the actual write time requires more than twice as long as that obtained from the above transfer rate.

3.1.7.3 Read Circuit

Data written on tape as a series of alternating magnetized polarities is read using voltage induction across the read winding. The induced voltage is amplified by a negative feedback integrating circuit and played back. To also allow sound playback, this circuit has a signal output terminal to the speaker (RDSP) in the middle of a series of amplifiers. Fig. 3-20 shows the circuit.

Circuit Operations

The read signal from the read winding is fed to pin 6 of IC3, after its dc component is removed by capacitor C13. Divided voltage from VLR0 is supplied to pin 5 by the voltage divider circuit.

Pins 5 through 7 of IC3 form a negative feedback amplifier ($G = -\frac{R20}{R14}$).

The output signal is fed, after its dc component is rejected by capacitor C18, to the next stage, which is also a negative feedback amplifier ($G = -\frac{R22}{R21}$).

The output of this amplifier is fed to the next filter circuit. It is also supplied to the speaker circuit on the MAPLE board. Since no phase compensation is provided in the previous stages, the signal here has some delay.

In the filter circuit, a high frequency component is removed by the T-type filter consisting of R26, R27, and C23, and the amplifier circuit. The amplifier frequency response is varied to lower the gain in a high frequency range.

The amplifier, consisting of pins 1 through 3 of IC3, detects signal peaks.




Fig. 3.20 Read Circuit

Observed read signal waveforms – (AZIMUTH tape playback signals) (Top) Measured at IC3, pin 7 – 5 mV/DIV (Bottom) Measured at IC3, 3200 μS/DIV pin 1 - 5 mV/DIVSweep: 0.1 Fig. 3-21 (Top) Measured at IC4, pin 7 - 200 mV/ DIV 200 μS/DIV (Bottom) Measured at IC4, pin 1 -500mV/DIV




Fig. 3-22

(Top) Measured at IC4, pin 2 - 50 mV/ DIV 200 μ\$/DIV (Bottom) Measured IC4, pin 1 -500 mV/DIV




Fig. 3-23

Fig. 3-24

The top three are since waves. The bottom signal is almost a square wave, due to a peak detection by a diode inserted across pins 1 and 2 of IC4.

Observed noise filter (phase compensation) circuit signal waveforms AZIMUTH - tape

(Top) Measured at IC3, pin-

(Second from top) Measured at the

center of R26 and

R27.

(Second from bottom) Measured at IC4,

pin 6.

(Bottom) Measured at IC4, pin 5.

AC mode

200~mV/DIV $50~\mu\text{S/DIV}$




Fig. 3-25

Observed capstan motor control signal waveforms

(Top) Feedback signal from tacho generator - measured at IC2, pin 3. (Bottom) 400 kHz basic clock signal

measured at IC2, pin. 2.




Fig. 3-26

- (Top) Capstan motor drive voltage input - measured at IC, pin 2.
- (Bottom) Voltage control signal measured at IC2, pin 6.




Fig. 3-27




Fig. 3-28

3.2 RAM Disk Unit

Two models of 60K and 120K bytes are available. The models have the same circuit and operates exactly the same way. Only the difference is whether 64K or 128K bytes of DRAM are installed. The RAM disk unit has a Z-80 CPU built in and is operated asynchronously with the Main Frame.

3.2.1 Major Circuit Elements

The RAM disk unit is built on a circuit board which contains casing components and the following major circuit elements shown and listed below including a battery.




Fig. 3-29 RAM Disk Board Element Lay-Out

Table 3-2 Major Circuit Element

No.	Element	Function	No.	Element	Function
1	Connector CN1	Interface the data and address busses with Main Frame.	2	Battery	4.8V, 480mAH
3	SW 1	Write protect control ON: Protect OFF: Unprotect	4	SW 2	Connect/disconnect the built-in battery – the line normally connected.
5	Jumper J1	Define RAM capacity (60 K or 120 K).	6	Jumper J2	Z-80 CPU selection.
7	ROM (27C32)	Control for RAM disk Operation.	8	D-RAM	64/128 K D-RAM
9	Gate array (GAH40D)	Control for DRAM read/write.	10	Crystal resona- tor CR1	Provide a clock signal of 9.8 MHz
11	Crystal resona- tor (R2)	Provide a clock signal of 32.768kHz.	12	CPU Z-80	Control the RAM disk unit – operates at a clock rate of 2.45 MHz.

Fig. 3-30 is a functional block diagram of the RAM disk unit.




Fig. 3-30 RAM Disk Unit Block Diagram

The RAM disk unit includes a power supply circuit, hand-shaking circuits such as an address and command decoders and a status latch, etc.; a DRAM control circuit; a interrupt control circuit; a data bus input/output control circuit; two clock-oscillator circuits; and an I/O selector circuit, etc. Data are transferred between the Main Frame and RAM disk main CPUs (i.e., read/write operation for RAM disk unit by referring to the status latch. The CPUs have their own memory spaces independent from each other and data transfers between them are accomplished in forms of I/O read/write operations.

3.2.3 Interface Signals

The RAM disk unit is connected to the Main Frame board via a cable assembly # 727. Table 3-3

lists the interface signals.



Table 3-3. RAM Disk Unit Interface Signals

Pin No.	Signal Name	Direction	Definition	Pin No.	Signal Name	Direction	Definition
1	_	_	Not used.	2	_	_	Not used.
3	†*************************************	_	Not used.	4		_	Not used.
5	AB1	Input	Address but line 1	6	AB2	Input	Address bus line 2
7	_	_	Not used	8	AB0	Input	Address bus line 0
9	AB4	Input	Address bus line 4	10	АВЗ	Input	Address bus line 3
11	AB6	Input	Address bus line 6	12	AB5	Input	Address bus line 5
13	_		Not used.	14	AB7	Input	Address bus line 7
15	_	_	Not used.	16	_ _ _	_	Not used.
17	DBO	Input/ Output	Data bus line O	18	DB1	Input/ Output	Data bus line 1
19	DB2	input/ output	Data bus line 2	20	083	Input/ Output	Data bus line 3
21	D84	Input/ Output	Data bus line 4	22	DB5	Input/ Output	Data bus line 5
23	DB6	Input/ Output	Data bus line 6	24	DB7	input/ Output	Data bus line 7
25		_	Not used.	26	_	_	Not used.
27		-	Not used.	28	j -	_	Not used.
29	VL	Input	Logic circuit +5V supply	30	_	-	Not used.
31	GND	- - -	Signal ground	32	GND	_	Signal ground
33	RS	Input	Reset	34			Not used.
35	RD	Input	Read	36		! _	Not used.
37	WA	Input	Write	38		_	Not used.
39	VCH	Input	Battery charge voltage	40	IORQ	Input	I/O Request
41	DCAS	Input	Cata CAS	42	DW	Input	Data Write
43	<u> </u>	_	Not used.	44	OFF	Input	GAH40D Initialization
45	_	-	Not used.	46	! _	_	Not used.
47	VB1	Input	Battery voltage	48		_	Not used.
49	_	-	Not used.	50		_	Not used.

Note:


Some of the signals used in the Main Frame including the address bus lines AB7 through AB15, etc. are not used in this interface.

3.2.4 Jumpers and Switches

The following jumpers and switches are mounted on the RAM disk unit board. The switches SW 1 and SW 2 will be accessed by user.

Table 3-4 Jumper and Switch

Jumper/switch	Standard	Drawing coordination	Function
J1	- -	D.E -4	Select a RAM capacity: 60K or 120K bytes, according to the installed RAM elements.
J2		E-2	Specifies the main CPU.
SW1	ON	ONE-4	Enable/disable DRAM write protection ON: Enables write protection – allows read only. OFF: Disables write protection – allows both read and write.
\$W2	ON	A ·6	Enable/disable battery backup ON: Enables battery backup – allows battery charge/discharge. OFF: Disables battery backup – battery charge/discharge is inhibited.






Fig. 3-31 Jumper and Switch Location

3.2.5 Power Supply Circuit

The RAM disk unit power supply circuit consists of a +4.8V, 450 mAH rechargeable battery, a charge circuit, a logic voltage source circuit, and a backup circuit.

1. Rechargeable battery and charge circuit

The battery is connected to the MAP-RF board via a connector CN 2. The switch (SW2) on the board allows the user to connect or disconnect the battery to the MAP-RF board.

The circuit surrounding the battery is shown below.

1) Battery backup switch SW2

This switch should be reset OFF when storing this unit alone or when not using it for a long period of time as attached to the Main Frame. With this switch reset OFF, the battery is prevented from any discharge other than the natural one so that the longest life can be ensured.

* The backup line circuit operates irrespective of the setting of this switch; when the switch is reset OFF, the line is backed up from the Main Frame battery and its working time may be shortened.

2) Battery charging

The battery is always charged toward the full via either of the following two charging paths:

When the Main Frame AC adaptor is connected to the AC power source.

$$V_{\text{CH}} \rightarrow D2 \rightarrow R1 \rightarrow SW2 \rightarrow CN2 \rightarrow Battery$$
 When the AC adaptor is not used but the battery voltage is lower than the VB1 supply vol-

tage from the Main Frame. $V_{B1} \rightarrow D3 \rightarrow R2 \rightarrow SW2 \rightarrow CN2 \rightarrow Battery$




Fig. 3-32 Power Supply Circuit

2. Backup circuit

The backup circuit supplies power required to protect data in the DRAM.

Table 3-5 lists the elements backed up by this circuit.

Table 3.5 Backed Up Elements

Element	Drawing coordination	Function	
1C	F-1, 2	Read/write control gate array	
9A	H-1	Gate	
3C	A, B-7	Gate	

Element	Drawing coordination	Function
17B ~ 10B	G-2 ~ 6	D-RAM
17A ~ 10A	H-2 ~ 6	D-RAM
3C	F-3	Gate

These elements are powered from a special line called "Backup" and always active; they are powered by the operating voltage supply while Main Frame is on and from the backup voltage while off.

1) Power supply paths to the backup line

There are the six paths listed in table 3-6 which are selected to supply power to the backup line depending on the various conditions. The abbreviations used in the table mean the following:

V₈₁ : Main Frame battery voltage

V_x : RAM disk unit battery voltage

Battery: RAM disk unit battery

Tabel 3-6 Backup Line Supply Paths

Main Frame power	AC adapter	Battery voltage relation	Path
4	Connected	<u> </u>	VcH → D2 → R1 → Q1 →
OFF	Not connected	V81 > Vx	Ve1 → D3 → R2 → Q1 →
	Not connected	Ve1 < Vx	Battery → CN2 → SW2 → Q1 →
	Connected	_	VcH → D1 → R36 → Q2 →
ON	Not connected	V81 > Vx	VB1 → Q2 →
	Not connected	Vai < Vx	Battery → CN2 → SW2 → R3 → D4 → Q2 →

The backup line is powered either transistor Q1 or Q2 depending on whether Main Frame power is on or off.

* While Main Frame is off, VL is low because the logic circuit operating voltage is not supplied. This maintains transistor Q4 cut off and the collector is pulled up high through resistor R37. Thus, transistors Q2 and Q3 remain cut off.

VL is also connected to the base of Q1 through diodes D7, D8, and D9. The emitter of Q1 is connected to VB1 or the RAM disk battery voltage and normally maintained at +5V. The source is also connected to the base through R29. Because the base is connected to the signal ground through D7, D8, and R34, the current, which flows from the base to the ground unless the junction of D8 and R34 is pulled up to the VL line, generates a potential across the emitter and base. That is, transistor Q1 conducts due to this potential while Main Frame is off.

While Main Frame Power is on, no effective potential is generated across the emitter and base of Q1 because the base is pulled up to VL, and Q1 is maintained cut off. Q4 conducts because the base input (VL) is low and the collector is held low. This maintains Q2 and Q3 in conduction. Thus, the backup line is powered via Q2 and the logic circuit voltage is supplied through Q3.

Logic circuit voltage

The logic circuit voltage is supplied from the collector of transistor Q3. The voltage applied to the emitter (VB1 or V_{CH} through D1 and R34) is supplied to the circuit power line. The supply circuit operates as descried above.

3.2.6 Interface Circuit




Fig. 3-33 Power Supply Circuit

Since this RAM disk unit and Main Frame asynchronously operate, either one must examine the status of the other to accomplish a RAM disk read/write. A function, which temporarily stores the data until it is written in RAM disk or read by Main Frame, is also required.

1. Address decoder.

The RAM disk is looked upon as an I/O device by the Main Frame CPU and two I/O addresses are assigned. Fig. 3-34 shows the address decoder circuit.

Pin 10 and 13 of IC "6C" are the outputs of the decoder. As obvious from the figure, the output (pin 8) of IC "6B" must be low to enable the two decoder outputs. Either of them is selected depending on the state of AO. The output IC "6B" is low when the following relation is satisfied among the input signals to this IC and the preceding IC "7C"; A1 – A6. A7. IORO. This relation can be logically represented as in Fig. 3-34; an address 80 (H) or 81(H) is decoded to access the RAM disk unit.





Fig. 3-34 RAM disk address decoder circuit



2. Command decoder

Four signals are generated by IC "14C" from either address supplied from the address decoder and the RD and WR signals as shown in fig. 3-35.




Fig. 3-35

The four I/O read/write signals provide the functions listed in table 3-7.

Table. 3-7 Command Decoder Signals

I/O Addrss	RD/WR signal	Generated signal	Function
81 (H)	RD Status Read		Read RAM disk status to Main Frame
01 (n)	WŔ	Command Write	Write a command from Main Frame to RAM disk.
00 (1)	RD	Data Read	Read data from RAM disk to Main Frame
80 (H)	WR	Data Write	Write data from Main Frame to RAM disk.

Unlike the other three, the Status Read signal reads the RAM disk status register irrespective of the RAM disk CPU operation, directly controlling the register read access and data bus drive. The other signals cannot accomplish their functions without intervention by the RAM disk CPU. In addition, any of these signals cannot be directly transferred between the Main Frame and RAM disk CPUs because they are operating asynchronously. Thus, a means is required to temporarily store the signals. This is accomplished by the circuit consisting of the two ICs "15C" and "16C" both of which contain two D-type FF having Preset (P) and Clear (C) terminals. Each of four signals is connected to the Preset terminal of one of the four D-type FFs. Once a signal activated low, the corresponding FF is set and the Q output remains high until either of the following occurs:

- * CK input: I/O port 03 (H) read by RAM disk unit FF output read.
- * R input : PX-8 reset or I/O port 01 (H) write by RAM disk unit program reset.
- Data and command registers

Two 8-bit registers are provided for input and output which serve as buffers (temporary data storage) used during data transfers between the RAM disk unit and Main Frame. Their input/output or read/write is controlled via an address assigned to them. The data is directed on the data bus from/to the registers under a directional control by the data bus control feature provided by a tri-state buffer IC "8A". Fig. 3-30 shows the data transfer directions and the direction control circuit.




Fig. 3-36 Data Transfer Directions and Control

ICs "8B" and "9B" contain eight tri-state D-type FFs each. The FFs read and latch data from either data bus as arrowed when the "CK" signal rises. When the "OC" signal goes low, the latched data becomes available onto the data bus from the output (Q) terminals.

- IC "9B" is the Input register. It latches a data directed from Main Frame via address 81 (H). This
 data is then transferred to the RAM disk CPU when it reads its I/O port 03 (H).
- IC "8B" is the Output register. It latches a data when the RAM disk CPU writes to its I/O port 00 (H). Then, the latched data is sent over the data bus to Main Frame when it reads its I/O port 80 (H)..
- The tri-state buffer register "8A" is controlled by the DIR input signal. When this signal is high, the "bufferred" data is directed from the RAM disk unit to Main Frame. When the signal is low, the data transfer direction is reversed.

3.2.7 I/O Selector

The I/O selector (IC "5C") is the RAM disk CPU I/O address decoder which is used for handshaking in the interface. Fig. 3-37 shows the circuit and table 4-7 lists its decoding logics.




Fig. 3-37 I/O Selector Circuit

IC "5C" has six outputs whose functions are listed in table 3-8.

Table 3-8 I/O Selector Logics

Read/Write	I/O Port Address	Supplied To	Function
READ	01	7B	Read J1 and SW1 status.
READ	03	9B	Read data or command from input register.
	00	12C, 8B	Write data to output register.
WRITE	01	13C	Program Reset output signal.
VVNIIE	02	4C	RAM bank 0/1 control
	03	4C	RAM bank 2 control

3.2.8 Bank Control

The RAM disk unit can contain a 4 K byte IPL ROM and 64 K or 128 K byte DRAM. However, the Z-80 CPU cannot directly access DRAM above 64 K bytes. Thus, DRAM needs to be divided into banks so that entire DRAM can be accessed indirectly by selecting bank. This control is accomplised by the Bank Latch circuit and the gate array GAH40D shown in fig. 3-38.




Fig. 3-38 Bank Control Circuit

1. Momory map

The bank control signals and the memory map are associated as shown in table 3-9.

BK 2 1 1 0 0 BK 0/1 0 Address 1 0 1 **FFFF** (FC00) DRAM 2 DRAM 2 DRAM 1 DRAM 1 (OFFF) **IPL ROM** IPL ROM 0000

Table 3-9 Bank Control Signal and Memory Map

Note:

The DRAM address space from FC00 to FFFF is a comon area which contains the bank selection program.

Gate GAH40D is initialized as follows when Main Frame Power is turned on:

Bank 2 = 1, Bank 0/1 = 0

This initialization is of course accomplished by a hardware reset logic. The initialization circuit operation is described below.

• The Reset (R) signal is connected to both the Bank Latch FFs located in drawing coordinations C,D-3. Thus, the two Q outputs are held-low - the output from pin 5 is the Bank 0/1 Selection signal and the output from pin 9 is the Bank 2 Selection signal. Address bus lines 12 through 15 from the Z-80 CPU are respectively connected to pins 4, 2, 1, and 5 of IC "6B" which are all low immediately after Main Frame power is turned on, raising the output (pin 6) high. This output signal is fed to IC "13C" where it is NANDED with the Bank 2 Selection signal from the Bank Latch circuit which is also low immediately after power on. Thus, the output from pin 3 is high.

The RAM disk memory address space is mapped as shwon in the second (from the left) or fourth column of table 3-9 by initialization so that the CPU accesses address 0000; i.e., the IPL ROM area.

2. Bank selection

Bank selection is accomplished by the program in IPL ROM which accesses I/O ADDRESS 02 and 03, which are connected to the Bank Latch, to change the latch setting. Thus, if a bank, which allows no IPL ROM access, were selected by simply accessing the Bank Latch, no subsequent bank selection would be possible. In order to solve this problem, the bank control program is usually written in the DRAM area from a certain address during the IPL program execution. This unit initially loads the bank control program in a DRAM 2 address space from FC00 to FFFF, and a common DRAM 2 area of the highest 64 bytes is always selected independently by gate array GAH40D regardless of bank (0/1 or 2).

3.2.9 Interrupt

As previously stated, the command (i.e., Read or Write) and 8-bit data sent from the Main Frame is temporarily stored in an internal buffer because the RAM disk unit operates asynchronously. The unit is notified of this temporary storage by an interrupt. Fig. 3-39 shows the interrupt circuit.




Fig. 3-39 RAM Disk Interrupt Circuit

As obvious from the drawing, the three signals other than Status Read, which instructs an immediate read, are fed to the OR circuit of IC "7C" via D-type FFs "15C" and "16C" whose output is connected to the S-INT terminal of gate array "1C". This input signal is output from the gate array as the Z-INT signal to the INTR terminal of the CPU as the interrupt input. When the AND condition between M1 and IORQ is met (indicating that a vector address is output on the data bus in the CPU mode 3) after an interruption occurs, a byte data corresponding to the RAM disk command signal is output on the data bus from the right terminals of IC "11C". This data is the interrupt vector which is fed to the CPU. There are the following interrupt vectors corresponding to the RAM disk command signals:

Command signal	Interrupt vector	
Data Read	02	Each of these vector address calls a
Command Write	04	specific routine that processes the
Data Write	08	corresponding command and data.

After an interrupt is accepted, the D-type FF which caused the interrupt ("15C" or "16C") is initialized. Fig. 3-40 shows the related circuit. The vector address is output and the D-type command buffer FF is reset by the same signal INTACK. However, the FF is reset at the rising edge to ensure the interrupt vector to be completely fed to the CPU as shown in fig. 3-41.




Fig. 3-40




Fig. 3-41 RAM disk command buffer circuit

3.2.10 Clock Signals

Two clock signals of 9.8 MHz and 32.768 kHz are generated in the RAM disk unit. 9.8 MHz clock signal is divided in gate array GAH40D to 2.45 MHz and fed to the CPU. The 32.768 kHz clock signal is also divided in the gate array and used as the DRAM refreshing signal. Fig. 3-42 shows the clock signal oscillator circuits.




Fig. 3-42

3.2.11 DRAM Banks

The DRAM circuit is organized as shown in fig. 3-43 and controlled by gate array GAH40D.

It is read/written and refreshed (also while Main Frame power is off) in the same way as Main Frame RAM. This unit has two DRAM banks of 64 K bytes each and can provide a capacity of 64 K or 128 K bytes. Two signals DCAS and DW, which determine a refresh mode while power is off, are applied from Main Frame.

 IC "9C" is provided to ensure the address output that can drive 128 K bytes of RAM.




Fig. 3-43 DRAM Circuit Organization

3.2.12 Jumpers and Switch

The combination of jumper J1 and switch SW1 allows the IPL program to be read via I/O port address O1. Jumper J2 selects a CPU model.







Fig. 3-44


3.2.13 Status Register

The Main Frame CPU reads the RAM disk status from IC "10C" shown in fig. 3-45. Input terminals 6 and 10 are grounded to produce the ID code of the RAM disk unit. The Date/COM Write signal input to terminal 4 indicates whether a data or command received from Main Frame is being processed or not. The signal input to terminal 2 from D-type FF "12C" indicates whether a data is latched (buffered) to be sent to Main Frame or not.









3.3 Modem Unit

This option unit is designed to meet a wide variation of applications and provides the following features:

(1) Communicating capability

This unit BELL103 (ORIG/ANS) compatible and is capable of a full-duplex FSK communication of up to 300 bps.

(2) Connection with telephone line

An FCC-registered line interface, which allows a direct connection to telephone line, is included as a standard feature.

A connection via acoustic coupler is also possible.

(3) Voice communication capability

The unit allows voice communications with the use of a handset.

(4) Monitoring capability

The line state can be monitored via the Main Frame speaker.

(5) Automatic dialing and answering capabilities.

The unit is capable of automatic dialing by pulse or tone, and automatic answering by BELL signal detecting circuit.

3.3.1 General

The subsequent descriptions require some knowledge of the operations of telephone lines because this option unit is directly connected to one of them. There are several types of telephone lines are available which require different communications specifications such as communication system, etc. However, only concepts which are required to understand the unit are discussed here.

(1) Telephone line network

A telephone line network is rationally structured including several levies of exchanges through which any communication is accomplished. Thus, the same party may be connected through various routes depending on the state of interexchange channels which affects the connection route. Fig. 3-46 shows an example structure,




Fig. 3-46 Network Structure Example

The following table lists some possible connections:

Table 3-10 Network Connection Routing

Subscribers	Possible connection route				
A → B	$A \rightarrow 1 \rightarrow b$				
A → C	$A \rightarrow 1 \rightarrow 7 \rightarrow 2 \rightarrow C$				
A → D	$A \rightarrow 1 \rightarrow 7 \rightarrow 8 \rightarrow 4 \rightarrow D$, $A \rightarrow 7 \rightarrow 10 \rightarrow 8 \rightarrow 4 \rightarrow D$				
A → E	$A \rightarrow 1 \rightarrow 7 \rightarrow 11 \rightarrow 9 \rightarrow 5 \rightarrow E$, $A \rightarrow 1 \rightarrow 7 \rightarrow 10 \rightarrow 11 \rightarrow 9 \rightarrow 5 \rightarrow E$, $A \rightarrow 1 \rightarrow 7 \rightarrow 8 \rightarrow 10 \rightarrow 11 \rightarrow 9 \rightarrow 5 \rightarrow E$				
D → C	$D \rightarrow 4 \rightarrow 8 \rightarrow 7 \rightarrow 2 \rightarrow C, D \rightarrow 4 \rightarrow 8 \rightarrow 10 \rightarrow 7 \rightarrow 2 \rightarrow C$				

As the above table clarifies, the same two subscribers may be connected through different routes. A route is normally established through the minimum links. When lines, which satisfies this principle, are occupied, however, other lines requiring more links but fewer than the others are selected to complete the channel. The more links there are between the two subscribers, however, the more the transmission loss grows which is reflected as an unnegligible attenuation of the signal. Thus, restrictions are generally imposed on the maximum links, etc.

(2) Telephone line operations

Table 3-11 shows a general sequence of line state changes that occur during a telephone line communication since the call until the end of communication through a data communications. The line voltages, polarity, etc. may ary depending on type of exchange.

Table 3-11 Line Selection (Connection)

	State of terminal	Exhange action	State of line		
1) Normal	Monitors state of terminals.	Originating subscriber L2 -48v L1 +Earth Exchar	Terminating subscriber -48V +Earth L1	
(2) Originator handset is un- hooked. (Loop closes)	Exchange is activated, Sends dial tone to originator	L1 -48V L1 Dial tone	-48V L2	
3	Sends out dial signal (se- lection signal).	Exchange is activated. Selects outgoing line.	L2 -4BV L1 +Earth Dial signal (selection)	-48V	
•) Terminator is being called.	Completes outgoing line selection. Seizes terminator. Reverses polarity and sends out call signal. Sends ringing tone to onginator.	L2 48v L1 +Earth Audible ringing tone	+Earth L2 -48V L1 Call signal	
_	Terminator unhooks handset. Both subscriber initiate communication.	Response to terminator. Restores original polarity and stops call signal. Actions to originator. Reverses polarity and stops ringing tone.	L2 +farth ————————————————————————————————————	-4BV L2 (Earth L1	
ation	Originator hooks handset. Terminator hooks hand- set.	Restores all trains.	L2 ——48V L1 ————————————————————————————————————	-48V L2 +Earth O L1	
of communication	Originator leaves handset unhooked. Terminator hooks hand- set.	Leaves all trains activated and restores only terminator trains after a certain time interval elapses.	Note (2) L2 -48V +Earth L2 +Earth Note (2) L1 +Earth Note (2) L1	-48V L2 +Earth L1 -48V L2 +Earth L2 L2	
① End	Onginator hooks handset. Terminator leaves hand- set unhooked.	Restores only originator trains and restores part of terminator trains after a certain time interval elapses.	L2	-48V L2 +Earth L1 -48V +Earth L1	

Note (1) 🕏 indicates that the handset is hooked (ON)


The above table includes the actions of the option unit; the handset is unhooked by the user and the unit sends out the dial signal. The timing of all the line connection action and state changes included in the above table is shown in table 3-12.

(Telephone line connection timing)

C indicates that the handset is unbooked (OFF)

⁽²⁾ The originator line polarity remains unchanged in toll call.

Table 3-12 Line Selection (connection)



General precautions on using telephone lines

Problems such as line noises and signal attenuation must always be taken into consideration when using a telephone line. These problems may sometimes cause communication failures or errors which cannot be attributed to the equipment including this Modem-unit. When any of such problems occurs, the following should be practiced:

- ① Once disconnect the telephone line (hook the handset) and then dial the other station again. This changes the connection route.
- ② Examine whether the communication procedure contains error recovery capabilities such as transmission retry, etc. and how do the tow stations shake hands.
- (3) Modem-unit connection to a telephone line

This option unit has three connectors which are used as illustrated in fig. 3-47. The following precautions should be used before connecting the unit to the telephone line:

- The unit cannot be connected simultaneously to an acoustic coupler and a telephone line.
 Either one must be selected.
- The unit and the Main Frame RS-232C must not be simutaneously used.
- 3. When the handset is connected, it must not operate together with the acoustic coupler or telephone line.




Fig. 3-47 Modem-Unit Connection to Telephone Line

(4) Transmission mode (line signals)

This Modem-unit allows two-line full duplex frequency shift keying (FSK) data communications at up to 300 bps. The two carriers of high and low groups, which are shown in table 3-13, are available.

Table 3-13 Available carriers

Mode	Group	Line frequency (Hz) (BELL/CCITT)	Mark/space
	_	1270/980	Mark
ANS	Low	1070/1180	Space
600	High	2225/1650	Mark
ORG		2025/1850	Space


The ORG and ANS modes can be selected by software. The lines operate in the two modes as shown in table 3-14.

Table 3-14 Line Frequencies

Mode	Transmission (line frequency)	Reception (line frequency)	
ANS	High group (1650/1850Hz)	Low group (980/1180Hz)	
ORG	Low group (980/1180Hz)	High group (1650/1850Hz)	

As the table 3-15 indicates, the mode opposite to the other station must be selected.

Table 3-15




Mode selection

Generally, the calling (dialing) station selects the "ORG" mode and the called station selects the "ANS" mode. In a system which used a center machine, generally the terminal selects the "ORG" mode and the center modem selects the "ANS" mode.

3.3.2 Major Modem-Unit Circuit Elements

The Modem-unit consists of a control board named MAP-MD and top and bottom casing parts. Fig. 3-48 shows the MAP-MD board and table 3-16 lists major circuit component elements mounted on the board.



.

Table 3-16 Major Circuit Component

No.	Name	Function	No.	Name	Function
1	CN1	Bus interface with Main Frame	2	82C55	Modem CPU
3	CR1	3.579594 MHz	4	E03010A	Modulator IC
5	CR2	4 MHz	6	E03020A	Filter IC
7	RL1	Switching	8	CN4	Interface for handset
9	CN3	Interface for telephone line	10	CN2	Interface for acoustic coupler

3.3.3 Function Circuit Blocks

As shown in fig. 3-49, the MAP-MD board consists of a power supply (DC-DC converter) section (1), a telephone line interface (2), a handset interface (3), a coupler interface (4), a tone generator (5), a filter section (6), a modulator/demodulator section (7), a speaker amplifier (8), an addess decoder section (9), and a parallel controller (10). The unit operations are accomplished through a read/write from the Main Frame CPU using the I/O address that is assigned to this unit.




Fig. 3-49 Modem Unit Funtional Circuit Block Diagram

The filter and modulator/demodulator elements are the same as those used in the coupler CX-20/21. Many operational amplifiers and static couplings characterize this unit. Static couplings allows the use of FET elements which can minimize switching noises (switching noise reduction is essential to clear a restriction imposed by FCC).

3.3.4 Interface Signals Modem

The unit is connected to the Main Frame through connector CN1. The Main Frame interface provides many signals for universal application. However, this unit used only a part of them. Table 3-17 lists the Modem unit interface signals.




Table 3-17 Modem unit interface signals

Connec- tion pin No.	Signal name	Input/Output	Function	Connec- tion pin No.	Signal name	Input/Output	Function
¹ į	—		Not used	26			Not used
2		·	Not used	27			Not used
3			Not used	28			Not used
4	_		Not used	29	٧L	Input	Logic circuit voltage
5	AB1	Input	Address bus line 1	30			Not used
6	AB2	Input	Address bus line 2	31	GND	<u> </u>	Signal ground
7		<u> </u>	Not used	32	GND		Signal ground
8	ABO	input	Address bus line 0	33	RS	Input	Reset signal
9	AB4	Input	Address bus line 4	34	SPI	Output	Speaker output signal
10	AB3	Input	Address bus line 3	35	ŔĎ	Input	Read-signal
11	AB6	Input	Address bus line 6	36			Not used
12	AB5	Input	Address bus line 5	37	WA	Input	Write signal
13		· -	Not used	38			Not used
14	AB7	Input	Address bus line 7	39		_	Not used
15		_· .	Not used	40	IORQ	Input	I/O Request signal
16			Not used	41		<u> </u>	Not used
17	DBO	Input/Output	Data bus line 0	42		d	Not used
18	DB1	Input/Output	Data bus line 1	43	······································	·	Not used
19	DB2	Input/Output	Data bus line 2	44			Not used
20	DB3	Input/Output	Data bus line 3	45	RX-D	Output	Receive data
21	DB4	Input/Output	Data bus line 4	46	TX-D	Input	Transmit data
22	DB5	Input/Output	Data bus line 5	47	VB1	Input	Battery voltage
23	DB6	Input/Output	Data bus line 6	48		i —	Not used
24	DB7	Input/Output	Data bus line 7	49			Not used
25	-		Not used	50			Not used


Acoutic coupler interface (CN2)

This is the interface used to an otional acoustic coupler.


Connector The coupler must be terminated with the connector plug HSJ0863-01-420 (HOSHI-DEN) which mates with the interface jack.

interface signals

The following table 3-18 lists the coupler interface signals:



Pin No.	Signal name	Input/output	Function
1	GND	_	Signal ground
2	ACMI	Input	Input analog signal
. 3	ACSP	Output	Output analog signal
4	GND	-	Signal ground
5	SWNC	_	Grounded when not connected
6	SWNO		Grounded when not connected
10	GND	<u> </u>	Signal ground



(Soldering side)


Telephone line interface (CN3)

Interface signals

The following table 3-19 lists the telephone line interface signals:

Table 3-19

Pin No.	Signal name	Input/output	Function
2		-	Not used
3	RING	Input	Ring detection (16 \sim 68 Hz)
4	TIP	Output	
5	_		Nat used




(Soldering side)

Handset interface (CN4)

The following table 3-20 lists the handset interface signals:

Table 3-20

Pin No.	Signal name	input/output	Function	
1	HSMI	Input	Signal input (MO)	
2	GND	_	Signal ground	
3	HSSP	Output	Signal out (SP)	
4	GND	_	Signal ground	



(Soldering side)

3.3.5 Power Supply Circuit

This option unit is powered by the Main Frame main battery; the battery voltage VB1 and the logic circuit voltage VL supply through the interface. The unit generates +5 V and -5 V sources, which are supplied to various IC elements. Fig. 3-50 shows the power supply circuit.




Fig. 3-50 Modem Unit Power Supply Circuit

Four power lines are used in the unit which are respectively distributed to specific elements as listed in table 3-21.

Table 3-21 Power Sources

Power Line	Functions	Use		
VL	Circuit voltage output of Main Frame	Battery voltage output of Main Frame		
VB1	Power supply for IC '1A' (82C55A) and '2B' (40H138)	Power supply for RL1, +5V and -5V regulators		
+5V	Voltage generated by VB1	Power supply for ICs other than '1A' and '2B'		
-5V	Voltage generated by VB1	IC (Filter IC)		

The ± 5 V supply regulator circuit can be enabled and disabled by Main Frame software so that powr consumption can be minimized.

- When Main Frame is off, only VB1 is supplied to this unit because VL (the Main Frame circuit voltage supply) is off. The ±5 V regulator to which VB1 is supplied contains switching circuits using IC '1A'. When Main Frame is off, the switching circuits are maintained in the cut off condtion so that no current other than the leak through the regulatorcircuit elements flows.
- When this unit is not being used (no data transmittion/reception is in progress) though Main Frame is on, the circuit is in a standby condition where the required minimum elements need to be maintained active so that the unit can immediately start operating at any time. To accomplish this, the Main Frame circuit voltage (VL) is supplied to the address decoder (IC 2B) and parallel controller (IC 1A) so that the parallel controller can be accessed for both read and write in the standby condition. This enables line monitoring and internal power control, etc.
- Before this unit can be used for data transmission/reception, the driving bias voltage must be supplied to the filter IC (9B), the modulator/demodulator IC (8B), and the Tone generator IC (4C), etc. to actiate them. This internal power supply control is implemented by the Main Frame program.

Table 3-22 lists the current requirements of the Modem unit in the various modes:

No.	Operation Mode	Current Requirement		
140.	Operation wode	TYPICAL	MAX.	
1	Main Frame power off	3μΑ	10μΑ	
2	Modem not in use with Main Frame on	0.4mA	1mA	
3	Both Main Frame and modern power on but not connected to line	50mA	60mA	
4	Both Main Frame and modern power on and modern is connected to line	65mA	80mA	

Table 3-22 Current Requirement

(1) ± 5 V supply regulator circuit operation

This circuit contains an oscillator circuit formed by a feecback through resistor R8 and capacitor C26 whose output is used as the swiching signal for a DC-DC conversion. Fig. 3-51 is a circuit diagram of the supply circuit.




Fig. 3-51 Modem unit ± 5 V supply circuit

This circuit is contribed by the signal supplied to the base of transistor Q1 from the 82C55 PB2 terminal. This signal is controlled via bit 6 of I/O address 85H as follows as stated in the description on the Address Control circuit:

PB2 output signal $\begin{cases} Low - enables the regulator. \\ High - disables the regulator. \end{cases}$

DC-DC conversion

When PB2 of IC '1A' (82C55) rises high, transistor Q1 turns on. This causes the emitter of Q1 to go low because the collector is connected to ground via resistor R7 (220 chms).

Thus, transistor Q2 also turns on due to the forward potential difference generated across its base and emitter. When Q2 start conducting, the emitter potential rises toward the VB1 voltage supplied to the collector. Thus, there is soon nearly no potential difference between the base and emitter and Q2 is cut off. When Q2 is in conduction, the low emitter voltage is supplied to the base of transistor Q3 through Q1. Thus, the forward pottential difference across the base and emitter also turns the transistor on. This closes the current path through the primary winding of transformer T1. The current flows only for an instant while Q2 is in conduction.

This current induces a voltage across the secondary winding.

This voltage is halfwave-rectified by diodes D1 and D2 and then respectively filetered through an LC circuit. The filtered outputs are supplied to the ± 5 V lines, the negative voltage, which appears at the cathode of D1 is also fed back to Q2 through resistor R8 and capacitor C26 all of which form a phase shift oscillator loop together with Q3, C25, R7, and T1.

This feedback accelerates the switching of Q2 which is further intensified by Q3 so that the oscillation is maintained at the following frequency determined by the circuit time constant, as long as the 82C55 PB2 signal is low:

- The ±5 V output voltages are regulated constant by moitoring the potential difference between the −5 V line the base of Q2.
 - If the line voltage falls too low (i.e., the absolute value rises too high), the switching is suppressed.
- The signal waveforms at various points are shown in the Fig. 3-52 to Fig. 3-56.

Base of Q2




Fig. 3-52






Fig. 3-53




Fig. 3-54




Fig. 3-55




Fig. 3-56

Collector of Q1

Collector of Q3

Anode of D1

3.3.6 Reset Signal (RS)

The Reset signal is supplied from IC '6A' on the MAPLE board and activated low when Main Frame power is turned on or the Reset switch is pushed. Fig. 3-57 shows the Reset signal circuit.




Fig. 3-57 Reset Signal Circuit

While the RS signal line is low, the gate input of IC '6C' (pin 10) is maintained deactivated and the RESET input of 82C55 is pulled up to the VL line through resistor R46, resetting the IC. This initializes all the 82C55 ports to the input mode (the high impedance state). When the RS signal returns high, the input of IC '6C' (pin 10) goes high, the output of IC'6C' (pin 8) goes Low, removing the resetting state from 82C55.

3.3.7 Address Control Circuit

This Modem unit is controlled as an I/O device by the Main Frame CPU (Z-80) on the MAPLE board. This control is accomplished through the IC 2B and address line AO/1. Four I/O addresses are provided for the 82C55 internal control for this purpose. Fig. 3-58 shows the Address Control circuit.




Fig. 3-58 Address Control Circuit

Circuit operation

Address bits 0 through 7 are used for this control. Bits-2 through 7 (which are decoded to the Chip Select signal) select 82C55 and bits 0 and 1 selects an internal port register A, B, or C, or the control register. Bits 2 through 7 are decoded to the 40HB8 and used to $\overline{\text{CS}}$ signal control for 82C55.




Fig. 3-59 Chip Select Signal Decoder Circuit


As obvious from the circuit, the CS signal is activated low for addresses 84H through 87H; address bits 2 and 7 should be "1" and the rest should be "0".


Address bits 0 and 1, which are combined to allow access to four different functions (84H – 87H), are directly fed to 82C55.

Table 3-23 lists the possible address bit configurations and accessed functions.

Address 82C55 internal Α7 A6 A5 AZ A1 AO RD WŘ ÇŠ A4 ΑЗ Function (hex.) operation Not used O Data bus → Port A Tone dialer control Not used Data bus → Control Modern control Port C → Data bus Modern status read ¹ 0 Not used Not used Data bus → Control 82C55 mode selection

Table 3-23 I/O Addresses for Modem Unit Functions





1 0 0 0 1 0 0 1

87H (Control .. Remove mode)

3.3.8 Connection interface

- (1) Acoustic coupler interface (CN2)
 - The input signal is supplied to pin 2 (ACMI), then it is pulled up to +5V in the circuit composed of R59, 16, and C46. Consequently, the input signal takes the form based on +5V. The DC of this signals is removed by C15, and the signal is integrally amplified in IC "2A", then the DC is removed by C17 again. This signal is amplified in IC "8A" again and suplied to the filter IC.




Fig. 3-61

- The output signal outputted from the modem IC is supplied through C10 and R33 to the drain of TrQ7 and integrally amplified in IC "11C" under the condition that the gate is turned on and then outputted to pin 3 (ACSF).
- SWNC sets the output (ACMI) of the acoustic coupler to inoperative state so that the noise from the coupler will not be picked up while using another interface.
- SWNO, contrast with SWNC, is used to prevent the effects of the noise from the other interfaces while using the acoustic coupler.
- (2) Hand-set interface (CN4)
- The input signal (HSMI) is pulled up by R17 and its input of high level is cut off by Zener diode ZD7 so that the signals at levels higher than the specification will not supplied to the line. Then, this signal is supplied to pin 6 under the condition that the gate of TrQ9 is turned on (PB7 control of 82C55), where it is integrally amplified and supplied through R5 and 10 to the telephone line interface.
- The output signal from the telephone line interface is supplied to pin 3 of IC "11C" and amplified and then outputted to the speaker under the condition that the gate of TrQ4 is gate on.

(3) Telephone line interface

This interface is used to connect to the line directly. Therefore, the controller and protective circuit unique to the line are installed as shown in Fig. 3-62.





Fig. 3-62

The DC voltage is applied between TIP and RING according to the standard of the telephone line, and the condition of the line also changes according to the operation as explained in Paragraph 4.3.1 (2). The operation of the circuit is explained below.

(Hooking): Operation after the receiver is picked up.



The hooking is the operation performed after the receiver is picked up and the exchanger start the operation until the dial tone is returned. In the circuit, the high level is outputted by IC "1A" to PBO and TrQ5 is turned on. When TrQ5 is turned on, RL1 operates to make up a closed circuit by connecting DB1, primary side of coil T2, C4, and DB1 on the line. As the result, the dial tone outputted from the exchanger side can be detected.

(Dialing): Sending the tone signal.

This operation is performed to connect to the other party through the exchanger as explained below.

The frequency of tone corresponding to each key is generated using port A of IC "1A". The eight tones shown in Table 3-23 are used. Those are supplied to pin 6 of IC "11C" and amplified and then supplied through capacitor C7 to the secondary side of coil T2. If PB7 of IC "11C" is at high level and TrQ11 is turned on, a closed circuit is made up on the secondary side of coil T2 and a wave is induced on the primary coil according to the input frequency (tone) and outputted to the line.

The frequencies of the tones generated are shown in Table 3-24 and the output frequencies corresponding to the keys are in Table 3-25.

Table 3-24

Tone

output

701.3

771.4

857.2

935.1

1215.9

1331.7

1471.9

1645.0

Deviation from standard +0.62 +0.19 +0.61 -0.63 +0.57 -0.32

-0.35

+0.73

Table 3-25

High group Low group [Hz] [Hz]	1209	1336	1477
697	1	2	3
770	4	5	6
852	7	8	9
941	*	0	#

Then, the exchanger connect to the terminal of the other party. At this time, the polarity of the line of the other party is inversed to sound the bell. (In this device, the LED's in the photocoupler of PC1 is biased in the normal direction instead of sounding the bell and the signal is outputted to pin 3.)

(Receiving)

Standard

DTMF

697

70

852

941

1209

1336

1477

1633

f١

f2

fз


f4

f5

f6

f7 fa

When the receiver is picked up, the polarity of the line is returned and the bell sound signal (Calling) from the exchanger is stopped, and the communication is possible. (In this device, instead of picking up the receiver, RL1 is turned on to set the photocoupler for detecting RING to inoperative state by making an open circuit connecting UTIP, DB1, TrQ4, DB1, and RING. In addition, since a current larger than the one in calling state flows through DB1 on the exchanger side the hooking operation on the receiving side is detected and the polarity of the line is returned.) The polarity of the line on the sending side is inverted. The outline of the input circuit and the polarity of the line are shown in Fig. 3-63 and Table 3-26.



3-55


Sending si	de		Receiving si	de	
***************************************	Polarity			Pola	arity
	TIP	RING		TIP	RING
While not communicating	Negative	GND	While receiving call (bell is sounding)	GND	Negative
While communicating	GND	Negative	While not receiving call	Negative	GND

Function of each element

R3 and C33 are installed to protect the contacts of relay RL1 (to prevent arcing) when it is turned off. Zener diode ZD4 removes the surge noise generated in the line. TrQ4 is used as the bypass circuit when receiving the signals, that is, when a call is received and RL1 is turned on, TrQ4 works as if it short-circuits the line with the resistor of 200Ω (R2) (This operation is the same as picking up the receiver), and notifies the exchanger of this condition.

3.3.9 Filter circuit

This unit can use two types of carrier waves (high group and low group) by means of frequency shift keying (FSK). Therefore, the special filter IC for FSK must be used to detect the data (bandpassing).



The function block diagram of the filter IC is shown in Fig. 3-65 and the function of signal pin are shown in Table 3-27.




Table 3-27 The Function Signal Pin

Pin No.	Signal Name	Input/ Output	Function
1 _i	Vss	INPUT	Negative voltage
2	F. OUT	OUTPUT	Filter output
3	N.C		
4	COMP1 IN	INPUT	Comparator input for CARRY DET
5	PEF IN	INPUT	Carrier detecting level input
6	COMP2 IN	INPUT	Comparator input for received data output
7	TUO.d	ООТРОТ	Received data output (Comparator output)
8	CARRY DET	ОШТРЏТ	Carrier detect
9	D. GND		Digital ground
10	X'tal		
11	X'tal		Crystal (4MHz) connecting Terminals
12	CL.OUT	OUTPUT	1MHz clock output
13	BTL/CCITT	INPUT	BTL or CCITT standard select terminal
14	ORG/ANS	INPUT	Originate or answer mode select terminal
15	D. IN	INPUT	Receiving data input (Filter input)
16	A. GND		Analog ground
17	D. Vpp (+V)	INPUT	Digital positive voltage
18	A. VDD (+V)	INPUT	Analog positive voltage

There are four band-pass filters (high group and low group of BTL and high group and low group of CCITT) installed functionally in the filter circuit, and each filter takes out a certain frequency element from the line. Since only the line frequency sent from the connected party is detected, it is necessary to select one from the four band-pass filters in advance. This operation is started by signals B/\overline{C} and ORG/\overline{ANS} . The filter circuit selection logic based on Fig. 3-65 is shown below.

Table 3-28

ORG/ANS B/C		HIGH (ORG)	LOW (ANS)
HIGH (BTL)		High group (2225 2025 Hz)	Low group (1270 ~ 980 Hz)
LOW (CCITT)		High group (1650 ~ 1850 Hz)	Low group (1070 ~ 1180 Hz)

On the other hand, the filter circuit has the clock generator function as well as the band-pass filtering function. That is, the clock of 4 MHz generated in a external oscillator is divided by the filter circuit to make the clock of 1 MHz which is supplied to the modern IC (8B).

Amplifying circuit

The element of the received signal which has passed the specified band-pass filter is out-putted through "F. OUT". Then, the noise in this signal is removed by the low-pass filter which is composed of R38 and C30, and the signal is supplied to IC "10B" and amplified by means of negative feedback:

$$(Af = \frac{Rx + R25}{R25} : Rx is the set resistance of VR1).$$

This output is supplied through static coupling capacitor C15 to the two OP amplifiers. (Operation of pins 5-7 as OP amplifiers)

Pins 5 – 7 work as a voltage comparator. The voltage divided by R53 and R44 from +5V

$$(Vx = 5 \times \frac{2.2}{39 + 2.2}$$
 Approx. 0.27V)

is applied to pin 5 (positive side). This voltage is applied to prevent wrong reaction to noises. While receiving the signals, the input element on the positive side is outputted to pin 7. The theory of this operation is shown in Fig. 3-66.




Fig. 3-66

This output is connected through current control resistance R40 and limiter diode D5 for the negative element to $\overline{\text{TD}}$ (Threshold Detect) of IC (8B) and used to see if the line is used for communication.

(Operation of pins 1 – 3 as OP amplifiers)

In this circuit, R34 and R24 are used for the positive feedback amplification

$$(Af = \frac{R34 + R24}{R24}),$$

and the positive peak is detected by diode D3. The theory of this operation is shown in Fig. 3-67.





Fig. 3-67

This output is connected $R \times C$ (Receive Carrier) of IC "8B" (for modem) and used to detect the data bits.

3.3.10 Modem Circuit

(1) Demodulation circuit

Since the received signal through the filter circuit has undergone frequency modulation, it is converted from the signal frequency into the data bits in this circuit.



3-59

 B/\overline{C} signal which is the same as that inputted to the filter circuit is inputted to IC "88" in the demodulation circuit, and the demodulation is carried out according to this signal. In the circuit, the width of time of input signal "RXC" is measured every half period using the input clock (1 MHz) of pin 1 "XTAL", and the mark and space of the received signal is judged (demodulated) from the measured width of the signal. The result of this judge is outputted to pin 8 "RXD" as two-value signal (High and Low). The mark and space are recognized by seeing if the width of the signal is above the intermediate frequency of the mark and space in each mode (B/\overline{C} , high/low group).

(2) Modulation circuit

The two-value signal inputted to transmission data terminal "TXD" is supplied to the clock dividing circuit and used to change the dividing ratio (There is a frequency dividing circuit which generates the line frequency according to each mode using the clock of 1 MHz). As the result, the FSK signal is generated. However, since this signal is a square wave, it is converted to a approximate sine wave in the inside intergration circuit by means of A/D conversion. (The wave actually outputted has a form of stairs.) The DC of the outputted signals is removed by the external static coupling capacitor C10, then the signal is supplied through resistance R30 and TrQ7 to the output amplifying circuit.

(3) Control signal

Since the CTS output line is set to that it will be outputted when the carrier is received by input "RXC" of pin 4, the control signal is used as a "carrier detection" signal. This signal is called so because of the operation of the circuit as CX-20 and has the functions of the following two signals (CTS and CD).

Fully double: CD
Half double: CD, CTS

The CTSline is also connected through R56 tothe reference input of the ampligying circuit for the TD signal for the secure detection of the signalafter the receipt of the carrier. That is, this line is connected so that the signal can be detected even if the signal level is lowered temporarily (for example, when the input of pin 6 of IC "10C" is lowered below 0.27V). When the carrier is received and CTS is set to the low level, the reference voltage of the amplifier is lowered below the voltage generated by voltage dividing resistore R53 and 44, and the threshold level is lowered by the difference between both voltages to heighten the signal detecting power.

- ◆ The SH and R1 signals are used to select ORG or ANS mode and selected with PB4 of 82C55 (R1: ANS, SH: ORG).
- For other signals, see Table 3-29.

Table 3-29

Pin	Abbreviation :	Official name	Direction of signal	Explanation
1	X'tal	Crystal	Input	Input terminal for 1-MHz clock signal from outside.
2	MODE	Mode	Output	Output terminal for indicating the mode of modern. ORG mode (High-Band receiving: H) ANS mode (Low-Band receiving: L)
3	ALARM	Alarm		Not used.
4	RXC	Receive Carrier	Input	Input terminal for received signals for demodulation. Spedivied standard signals are shown below. Mode BTL CCITT Signal ORG 2225Hz 1650Hz Mark ORG 2025Hz 1850Hz Space ANS 1270Hz 980Hz Mark ANS 1070Hz 1180Hz Space
5	RI	Ring Indicator	Input	Input terminal for set signals for changing to ANS mode. If an input signal above 17 – 48 ms is received, Active signal is inputted. If applied directly, Ringing signal is inputted. TTL output is inputted depending on modern. When frequency of Ringing signal is above 20 Hz, set to Active.
6	Switch	Switch Hook	Input	Input terminal for set signal for changing to ORG mode. If L-level signal above 16 – 33 ms is received, set to Active. Transmission side may be kept to L-level during communication.
7	CTS	Clear to Send	Output	Transmission Ready signal.
8	RXD	Recieved Data	Input	Output terminal for demodulation signal. (Mark signal: H-level Common to BTL CCITT Common to BTL CCITT
9	Vss	-	_	GND
10	TXD	Transmit Data	Input	Terminal for two-value input signals for FSK. (Mark: H-level, Space: L-level)
12	DSR	Data Set Ready	Input	Output terminal for outputting L-level when L-level signal of RI or SH is inputted.
13	FULL	Full Duplex	Input	Input terminal for setting to normal fully double communication mode.
14	B/C	BTL/CCITT	Input	Selected as follows: BTL standard: H-level CCITT standard: L-level
15	TD	Threashold Detect	Input	Input terminal for signals from external threshold detector. To Maintain the normal condition (Communication state), i L-level signals of 20 sec must be inputted at least every 33 msec. If H-level is maintained longer than 33 – 48 msec, CTS is set to H-level, and TXC is turned off in ORG mode, and Mark signal is sent out in ANS mode.
16	HALF	Half Duplex	-	Not used
17	тхс	Transmit Carrier	Output	Output terminal for modulation signal of stepped sine wave (In ANS mode, Mark signal is sent out as soon as DSR is turned on.) Mode Signal BTL (Hz) CCITT (Hz) ORG Mark 1270 -0.98 980+0.39 ORG Space 1070 +0.68 1180-0.75
				ANS Mark 2225 -2.78 1650+0.17 - ANS Space 2025 -0.71 1850+1.85

3.3.11 Tone/Dial Control Circuit

This circuit generates a required dial tone by dividing the original frequency of the crystal oscillator (CR1). Fig. 3-69 shows the control circuit.




Fig. 3-69

Circuit operation

Port A bits PAO through PA4 are decoded by the dual 2 to 2 line decoder 40H139. The eight outputs are supplied to the tone generator IC "4C" to control its tone frequency. Fig. 3-70 shows the relation of push-button and control.




Fig. 3-70

3.3.12 Speaker Output Circuit

The amplifying circuit for the received signals is shown if Fig. 3-72. This circuit is composed of the ON/OFF circuit for the input signal line (amplifying circuit) and the feedback circuit.




Fig. 3-72

(1) ON/OFF circuit

The input signal line has switching control with the output of PB2 (85 (H) bit 2) of 82C55. If the output of PB2 is at high level, the polarity is inverted by IC "5C" and the low level signal is supplied to the gate of Q12 to turn it on, and the input signal is supplied to the negative feedback amplifier of "10B". The amplification of the amplifier is calculated by the following equation.


$$(AF = \frac{R45 + R12}{R45} \longrightarrow 101 \text{ dB}$$


(2) Feedback circuit


The output of the amplifier is outputted to the negative pole side by means of the static coupling with capacitor C11. This output is supplied to the speaker circuit in the body and also supplied through Zener diode ZD8 to the base of TrQ6. This circuit operates as explained below to keep the signal output for the speaker in the body within a certain range.

Normally, the gate of TrQ8 is pulled up to -5V and turned on. In this state, the drain side is near the ground level and the low-level signals such as noises are not amplified by IC "10B", and they are not outputted to the speaker. However, if a signal is inputted, its waveform is presented on the drain side of TrQ8 and supplied through TrQ12 to IC "10B", where it is amplified. As the result, a voltage is generated on the anode side of the Zener diode through the static coupling capacitor C11 on the output terminal side. If this voltage becomes almost -5V, ZD8 is punctured and TrQ8 is turned on. In this state, the gate voltage of TrQ8 is lowered and TrQ8 is turned off, and the amplification is carried out according to the input signal. Since the operation described before is repeated according to the output IC "10B", the output signal for the body is near 4Vp-p.

3-63







3.4 Multi-Unit

This unit consists of the 60K byte RAM, ROM capsule and a direct modem. The modem is controlled via an 82C55. The RAM elements are backed up by an internal battery. The RAM elements are hacked up by an internal battery. The ROM elements can be accessed for replacement by removing a bottom plate. For further details, see the descriptions on the RAM disk and modem units.

3.4.1 Circuit operation

The Multi-unit is made up of a control board, a battery, and casing parts. Fig. 3-73 shows the element layout on the control board and table 3-30 lists major board elements.





Fig. 3-73 Multi-unit board element layout

Table 3-30 Major multi-unit board elements

Indica- tion of figure	Element name	Function	Indica- tion figure	Element name	Function
1	CN1	Main Frame system bus interface	2	CN2	Coupler interface
3	CN3	Telephone line interface	4	CN4	Receiver interface
5	SW1	N1 RAM backup switch – ON: Enabled, OFF: Disabled		CN5	Battery interface
7	Internal battery	4.8V, 480 mAh	8	VR1	Receive Sensitivity
9	CR3	4 MHz	10	J1, J2	Mode Selection
11	CR2	3.58 MHz	12	SW2, 3	ROM Selection
13	82C55	Modem control gate array	14	ROM capsule	Application ROM
15	DRAM	64K.B	16	GAHMP	DRAM, ROM, and 82C55 control gate array
17	CR1	32.77 KHz			

3.4.2 Functional Circuit Blocks



The MAP-MU board can be divided into a ROM/RAM file section and a modem section. The ROM/RAM file section is structured in the same concept as the Main Frame or RAM disk unit, and the modem section used almost the same circuit as the modem unit.

3.4.3 Interface Signals

The Multi-unit is connected via connector CN1. The Main Frame side interface provides many signals for universal application. However, this option unit used only a part of them. Table 3-31 lists the signals and their functions.




Table 3-31 Multi-Unit Interface Signals

Connection pin No.	Signal name	Input/ Output	Function	Connec- tion pin No.	Signal name	Input/ Output	Function
1			Not used	26			Not used
2			Not used	27	M1	Input	Machine cycle 1
3		<u> </u>	Not used	28	WAIT	Output	Wait signal
4		_	Not used	29	٧L	Input	Logic circuit voltage +5V
5	AB1	Input	Address bus line 1	30	HLTA	Input	HLTA acknowledge
6	AB2	Input	Address bus line 2	31	GND		Signal ground
7		-	Not used	32	GND	. — Signal ground	
8	ABO	Input	Address bus line 0	33	RS	Input	Reset signal
9	AB4	Input	Address bus line 4	34	SPI	Output	Speaker output signal
10	AB3	Input	Address bus line 3	35	RD	Input	Read-signal
11	AB6	Input	Address bus line 6	36	MRQ	Input	Memory Request signal
12	AB5	Input	Address bus line 5	37	WR	Input	Write signal
13			Not used	38	CLK	Input	2.45 MHz clock signal
14	AB7	Input	Address bus line 7	39	VCH	Input	Charge voltage
15			Not uşed	40	ĪŌĦQ	Input	I/O Request signal
16			Not used	41	DCAS	Input	Data CAS signal
17	DBO	Input/Output	Data bus line 0	42	DW	Input	Data Write signal
18	DB1	Input/Output	Data bus line 1	43			Not used
19	DB2	Input/Output	Data bus line 2	44			Not used
20	DB3	Input/Output	Data bus line 3	45	RXD	Output	Sarial Receive data
21	DB4	Input/Output	Data bus line 4	46	TXD	Input	Serial transmit data
22	DB5	Input/Output	Data bus line 5	47	VB1	Input	Battery voltage
23	DB6	Input/Output	Data bus line 6	48		_	Not used
24	DB7	Input/Output	Data bus line 7	49	CG		Frame ground
25		-	Not used	50	¢G		Frame ground

3.4.4 Selector Jumpers and Switches

Jumpers 1 and 2 are used to select either the CCITT or BTL standard as follow:

Table 3-32

Jumpter	rsetting	Standard	
J1	J2	Standard	
Short	Open	CCITT	
Open	Short	BTL	

The Battery Backup switch SW1 controls the charge/discharge of the DRAM backup battery:

ON: Enables charge/discharge OFF: Disables charge/discharge





Fig. 3-75

Switches 2 and 3 are used for ROM capacity selection as follow:

Table 3-33

Switch	setting	ROM capacity	
SW2	sw3		
К	В	64K bytes	
К	В	128K bytes	
К	В	256K bytes	
1M	В	512K bytes*	
1M**	A**	1M bytes	



- 512K byte ROM is not presently released.
- ** Shipment setting.

3.4.5 Exterior Views




Fig. 3-76

3.4.6 Power Supply Circuit

The power supply circuit consists of a rechargeable battery (4.8V, 450 mAH), a battery charging circuit, a logic circuit drive voltage supply circuit, a backup circuit, and a modem power cupply circuit.

(1) Rechargeable battery and charging circuit

The battery is connected to the MAP-MU board via a connector CN2. The Battery Backup switch SW1, which enables or disables the DRAM backup circuit, is located at the rear of the unit.

The circuit surrounding the battery is shown below.

(2) Battery backup switch SW1

This switch should be reset OFF when storing this unit alone or when not using it for a long period of time as attached to the Main Frame. With this switch reset OFF, the battery is prevented from any discharge other than the natural one so that the longest life can be ensured.

 The logic circuit operates irrespective of the setting of this switch; when the switch is reset OFF, the line is backed up from the Main Frame supply and its working time may be shortened.




Fig. 3-77

(3) Battery charging

The battery is always charged toward the full via either of the following two charging paths: When the Main Frame AC adaptor is connected to the AC power source, the battery is charged via the path:

When the AC adaptor is not used but the battery voltage is lower than the VB1 supply voltage from the Main Frame, the path is:

(4) Backup circuit

The backup circuit supplies power required to protect data in the DRAM elements while Main Frame is off. Table 3-34 lists the elements backed up by this circuit.

Table 3-34

Location	Name	Function	Location	Name	Function
4A	TC4069	Inverter	16C	μPC1458	Operational Amplifier
15A	μPC1458	Operational Amplifier	17C	μPC1458	
15B	μPC1458	Operational Amplifier	1 ~ 8C	4265×8	D-RAM

These elements are powered from a special line called "Backup" and always active; they are powered by the operating voltage supply while Main Frame is on and from the backup line while off.

Power supply paths to the backup line.

There are the sixpaths listed in table 3-35 which are selected to supply power to the backup line depending on the various conditions. The abbreviations used in the table mean the following:

VB1 : Main Frame power supplyVX : Option unit battery voltage

Battery: Option unit battery

Table 3-35 Backup Line Supply Paths

PX-8 power	AC adaptor	Battery voltage relation	Path
	Connected	-	VcH → R6 → D6 → Q4 →
OFF	Not connected	VB1 > VX	VB1 → R10 → D5 → Q4 →
	Not connected	VB1 < VX	Battery → CN2 → SW1 → Q4 →
	Connected	-	VcH → R5 → D3 → Q2 →
ON	Not connected	VB1 > VX	VB1 → Q2 →
	Not connected	VB1 < VX	Battery → CN2 → SW1 → D4 → R11 → Q2 →


The backup source is supplied through either transistor Q2 or Q4 depending on whether Main Frame is on or off.

• While Main Frame is off, VL is low because the logic circuit operating voltage is not supplied. This maintains transistor Q3 cut off and the collector is pulled up high through resistor R49. Thus, transistors Q2 and Q3 remain cut off.

VL is also connected to the base of Q4 through diodes D13. The emitter of Q4 is connected to VCH or battery voltage (normally maintained at +5V). The source is also connected to the base through R67.

Because the base is connected to the signal ground through D12, D14, and R9, the current, which flows from the base to the ground unless the junction of D14 and R9 is pulled up to the VL line, generates a potential across the emitter and base.

That is, transistor Q4 conducts due to this postential while Main Frame is off. Thus, all the bokup sources are supplied via Q4.



While Main Frame is on, no effective potential is generated across the emitter and base of Q4 because the base (the cathode of D14) is pulled up to VL, and Q4 is maintained cut off. Q1 conducts because the base input (VL) is high and the collector is held low. This maintains Q2 and Q3 in conduction. Thus, the backup line is powered via Q2 and the option logic circuit voltage is supplied through Q3.

(5) Logic circuit voltage

The logic circuit voltage is supplied from the collector of transistor Q3. The voltage applied to the emitter of Q3 (VB1 or VcH through D3 and R5) is supplied to the circuit power line. The supply circuit operates as described above.




Fig. 3-79 Modem power supply circuit

When the PB6 signal from 82C55 is high (at point A), this modem power supply circuit is disabled because the base of transistor Q6 and the emitter of transistor Q5 is high.

When the PB6 signal is low, the power supply circuit is enabled. Q6 is turned on, also turning Q7 on. The current through the primary winding of transformer T1 induces a voltage across the secondary winding. A –5 V voltage generated at point B is fed back to the base of Q5 through capacitor C27 and resistor R13. This feedback completes an oscillator loop of an approximately 24 kHz. The oscillation maintains the source voltages of +5 V and –5 V which are supplied to the modem section.

The following pictures shows the proper signal waveforms at various points:

Base of Q5




Fig. 3-84

Emitter of Q2




Fig. 3-81




Fig. 3-82




Fig. 3-83




Fig. 3-84

Collector of Q1

Collector of Q3

Anode of D1

3.4.7 ROM Section

The following is a block diagram of the ROM section:




Fig. 3-85

The gate array GAHMP contains four bank registers. When Main Frame reads the Multi-unit ROM when bit 6 is high, a 1M byte ROM Chip Select signal is sent through interface connector pin P19. A signal to latch address lines A0 through A7 is output through P28 at the same time. The latches eight address bits are sent to the ROM capsule together with the address bits A8 through A15 which are output next. Then, accessed ROM data bits D0 through D7 are sent to Main Frame via the gate array.

ROM is accessed at a high speed of 350ns with J1 (P22) set high and J2 (P14) low. The FC signal from P24, which allows the gate array to enable the ROM capsule is normally activated low. Thus, the ROM capsule is always enabled.

The available ROM capacity is determined by two switches SW2 and SW3 as follows:

Table 3-36

Switch	setting	ROM capacity	
SW2	SW3		
K	В	64K bytes	
к	8	128K bytes	
к	В	256K bytes	
1 M	В	512K bytes	
1M*	A*	1M bytes	

Shipment setting

When no proper operation is guaranteed when an N-MOS element is used because of the restriction by battery capacity.

3.4.8 RAM Section

The following is a block diagram of the RAM section:




Fig. 3-86

The Multi-unit contains RAM elements which provide a total capacity of 64K bytes. While Main Frame is off, two DRAM refresh mode selection signals DCAS and DW are supplied from Main Frame to the gate array GAHMP. The signals change their states as shown in the table below depending on the ambient temperature:

Table 3-37

Ambient temprature	DW	DCAS	CAS1, 2	WĒ
0 ~ 70°C	L	L	Н	Н
0 ~ 45°C	н	L	н	L
0 ~ 25°C	н	Н	L	

Cycle time: $20 - 30 \mu s$

30.5 µs: when 32.768 kHz is supplied to the C32K inpout terminal.

The CLOSE signal is activated low by ORing the HALT and RESET signals to close the RAM file. The signals such as RAS, CAS, and WE, etc. are generated from GAHMP by I/O commands addressing 93H.

3.4.9 Modem Section

The following is a block diagram of the modem section:







Fig. 3-87

Signals sent from gate array (GAHMP) to modern are composed as shown in Fig. 3-87. This is the same circuit as the optional modern. See Chapter 3.3 Modern Unit for the details of the modern.







APPENDIX

This gate array is connected to the Main Frame systm bus and provids the following three fatures:

- (1) A RAM file of up to 128K bytes and a ROM file of 256K bytes
- (2) Banked ROM of up to 1M bytes
- (3) Modem control

The ROM file of (1) allows the RAM and ROM spaces to be accessed during the Main Frame I/O space (90 – 94H) and is used as a RAM and ROM disk. RAM can be backed up.


The banked ROM of (2) is a memory system which divides its memory space into four segments of 16K bytes each and allows up to 64 – 16K byte banks through an access to one of the segments. The modern control section of (3) is a decoder which generates the three signals of CS, RD and WR whick are used by the modern controller 8255.

This gate array can be used in either of the following ways:

As a RAM file of up to 128k bytes and a ROM of up to 256K bytes plus a modern controller, or as a RAM file of up to 128K bytes and ROM banks of up to 1M bytes in total.

Either can lbe selected by, changing the selector terminal wiring.

The highest operating clock rate of the gate array is 3.6 MHz.



Connection Pin No.	 Signal Name 	Input/output	Function
1	А3	Input	Address bus line 3
2	MEN	Output	External memory access signal
3	NC	-	
4	A7	Input	Address bus line 7
5	A5	Input	Address bus line 5
6	NC	_	
7	NC	<u>—</u>	_
8	A6	Input	Address bus line 6
9	A4	Input	Address bus line 4
10	A14	Input	Address bus line 14 – used to select a bank register.
11	A0	Input	Address bus line 0
12	vss	_	
13	A2	Input	Address bus line 2
14	J2	Input	A ROM Chip Select signal used for ROM file accessing
15	A1	Input	Address bus line 1
16	NC	<u> </u>	
17	A15	input	Address bus line 15 – used to select a bank register.
18	AD19/RCS2	Output	Lower 1M byte ROM Chip Select output
19	AD18/RCS1	Output	Lower 1M byte ROM Chip Select output
20	128/64	Input	RAM file capacity selection input
21	NC		-
22 .	J1	Input	A ROM Chip Select signal used for ROM file accessing
23	NC		
24	FC	Input	A Function Select signal
25 (CS	Output	Modem controller 82C55 Chip Select signal
26 I	ORQ	Output	I/O Request signal
27	OWR	Output	Output of AND between IORQ and WR

Connection Pin No.	Signal Name	input/output	Function
28	ADL/REN	Output	Signal to set RAO through RA7 to the external latch
29	RAS1	Output	RAS signal for RAM file's lower 64K bytes
30	RADO	Output	Address bus line 0
31	CAS1	Outpout	CAS signal for RAM file's lower 64K bytes
32	RAD7	Outpout	Address bus line 7
33	VDD		
34	RAD1	Output	Address bus line1
35	RAD5	Output	Address bus line 5
36	RAD2	Output	Address bus line 2
37	RAD4	Output	Address bus line 4
38	RAD0	Output	Address bus line 0
39	RAD3	Output	Address bus line 3
40	RAS2	Output	RAS signal for RAM file's upper 64K bytes
41	RAD6	Output	Address bus line 6
42	WE	Output	RAM File Write signal
43	DCAS	Input	DRAM self-refresh control signal
44	CAS2	Output	CAS signal for RAM file's lower 64K bytes
45	REF	Output	RAM file Refresh signal
46	IORQ	Input	I/O Request signal from Main Frame system bus
47	DW	Input	DRAM self-refresh control signal
48	BK2	Output	External memory access signal from Main Frame MAPLE system bus-external memory is accessed when this signal is low.
49	C32K	Input	DRAM self-refresh clock signal
50	RCS12	Output	A 256K byte ROM Chip Select signal either from the banked ROM or ROM file – the lowest address ROM Chip Select signal
51	RC\$10		A 256K byte ROM Chip Select signal either from the banked ROM or ROM file – the third lowest ROM Chip Select signal
52	Vss		
53	RCS13		Lowest 256K byte ROM Chip Select signal
54	RCS11		The second lowest 256K byte ROM Chip Select signal

Connection Pin No.	Signal Name	Input/output	Function
55	RD5	Input/output	Memory or modem data bus line 5
56	RD0	Input/output	Memory or modern data bus line 0
57	RD3	Input/output	Memory or modem data bus line 3
58	RD2	Input/output	Memory or modem data bus line 2
59	RD7	Input/output	Memory or modern data bus line 7
60	RD6	Input/output	Memory or modern data bus line 6
61	RD4	Input/output	Memory or modem data bus line 4
62	RD1	Input/output	Memory or modem data bus line 1
63	NC		
64	CLK	Input	Main Frame system bus clock signal – 180 degree shift- ed from the system clock signal
65	M1	Input	Main Frame system bus M1 signal
66	RESET	Input	Main Frame system bus Reset signal
67	HALT	Input	Main Frame system bus Halt signal
68	MRQ	Input	Main Frame systme bus Memory Request signal
69	WAIT	Output	Main Frame system bus Wait signal
70	WR	Input	Main Frame system bus Write signal
71	RD	Input	Main Frame system Read singla
72	D2	Input/output	Main Frame system data bus line 2
73	VDD	-	
74	D3	input/output	Main Frame system data bus line 3
75	00	Input/output	Main Frame system data bus line 0
76	D6	Input/output	Main Frame system data bus line 6
77	D1	Input/output	Main Frame system data bus line 1
78	D4	Input/output	Main Frame system data bus line 4
79	D5	Input/output	Main Frame system data bus line 5
80	D7	input/output	Main Frame system data bus line 7

CHAPTER 4 DISASSEMBLY/ASSEMBLY AND ADJUSTMENT

4.1	Main Frame	4-	2
4.2	Disassemble/Assemble of Each Unit	4-	8
4.3	Option Unit	4-1	6
4.4	Main Battery	4-1	8

Disassemble/Assemble

This section describes how to disassemble and assemble the machine. First, disassembling/assembling of the unit, next, disassembling of each unit are shown. To assemble each unit, follow in the reverse order of disassembling. Pay attention to the following cautions when disassembling and assembling the machine.

- (1) Confirm that power of the machine is off.
- (2) Disconnect options and cables that are connected to the machine.
- (3) Save programs if any that are stored in the RAM of main memory and the option onto cassette tapes, etc.
- (4) When repairing, storing, or shipping the MAPLE board, care must be used to prevent any shortcircuit on the board.
- (5) Avoid placing boards that incorporate ICs (MAPLE board, LCD panel board, option board, etc.) directly on a work stand. If it is not practical, place it with the component side below (so that static electricity will not affect it).
- (6) Pay attention so that cables may not be caught by case, fitting poles, etc.
- (7) When fitting a screw, pay attention to the length of the screw.
- (8) When fitting a component with screw lock being used, be sure to apply specified screw lock.
- (9) As for boards such as MAPLE board with battery on it, power off the battery line to protect the board from short-circuit or remove the battery and keep it.
 Should the board be left with the battery installed, it would be completely discharged, and the


battery life might be shortened.

4.1 Main Frame

(1) Unit Disassembly and Assembly

	Disassemble Procedure			Assemble Procedure		
ower	Step 1. Turn the body upsidedown with the handle to your side.		Step 1.	Step 1. Same as step 1 of the disassemble procedure.		
see Fig. 4-1.)	Step 2. Remove the screw of the battery cover and remove the cover.			Remove switch panel and button of power switch.		
	Step 3.	Pull out the connector of the battery and remove the battery.	08.0 E.M. 18100	Fit handle to lower case.		
	Step 4.	Remove seven screws pointed by arrows.	Step 4.	Fit lower case from speaker volume knob side (left side).		
	Step 5	Lift up the lower cover from the	Step 5.	Fit seven screws pointed by arrows		
	otep 5.	right side.	Step 6.	Fit switch panel and power switch button.		
			Step 7.	Fit battery and battery cover with screws.		
				Battery cover		
		•+	•	MON. I total to the control of the		
	SW panel butto		•	CALIDAR CALIDAR (Construction of the following selection of the construction of the		
	panel			NOLLYON When a contract any account proof or the contract and account pro		
	panel	CAUTION * For Court of Montres Intercognition for Treel. * For present of the Court of Montres Intercognition for Treel. (1) COURT of Montres Intercognition for Treel. (2) COURT of Montres Intercognition for Montres. (3) COURT of Montres. (4) COURT of Montres. (5) COURT of Montres. (5) COURT of Montres. (6) COU	4-1	PROVING THE TOTAL PROVING THE PROVING THE PROVING THE PROVINGE THE PRO		
	panel	CAUTION * For Court of Montres Intercognition for Treel. * For present of the Court of Montres Intercognition for Treel. (1) COURT of Montres Intercognition for Treel. (2) COURT of Montres Intercognition for Montres. (3) COURT of Montres. (4) COURT of Montres. (5) COURT of Montres. (5) COURT of Montres. (6) COU	4-1	PROM Pre		


		Disassemble Procedure	Assemble Procedure		
Lock button cover	Step 1. Remove keyboard cover. Stpe 2. Place the body as shown in Fig. 4-2, and remove screw pointed by arrow. Step 3. Lift up cover slowly from right side.		Perform the reverse procedure to disassemble.		
				Fig. 4-2	
Board		Remove lock button cover. Remove connector.	Step 1.	Place PX-8 with lower case being removed.	
	100	Remove FPC cable from connector CN4.	Step 2.	Put jack connector (4) into specified hole.	
	Step 4. Rem Step 5. Rem rows	Remove cables from ①, ② and ③. Remove three screws pointed by arrows.	Step 3.	Place board slowly.	
			Step 4.	Fit three screws pointed by arrows.	
			Step 5.	Fit cables to connectors ①, ② and ③	
	Step 6.	Lift up board slowly from your side.	Step 6.	Remove lock button cover and insert the FPC cable to connector (CN4).	
	42:06g		Step 7.	After fitting the cable to the connector ①, insert cable between case and boss paying attention not to damage the cable. (see Fig. 4-4.)	
		Fig. 4-4			



Step 2. Remove two screws pointed by arrows. Step 3. Lift up keyboard unit slowly from microcassette side. Fig. 4-7 LCD unit Step 1. Remove lock button cover and connector (CN4). Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the boset lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8.			Disassemble Procedure	Assemble Procedure		
Step 2. Remove two screws pointed by arrows. Step 3. Lift up keyboard unit slowly from microcassette side. Fig. 4-7 LCD unit Step 1. Remove lock button cover and connector (CN4). Step 2. Lock LCD unit. Step 3. Remove screws in the order ① ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the best lead line ring bearing and LCD unit. Step 3. Tighten screws ① ② and ③ shown in Fig. 4-10 and 4-8. Lead line r		Step 1.		Step 1. Turn over upper case.		
Step 3. Lift up keyboard unit slowly from microcassette side. Fig. 4-7 Step 1. Remove lock button cover and connector (CN4). Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the beset lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line ring bearing and shown in Fig. 4-10 and 4-8.		Step 2. Remove two screws pointed by ar-		Step 2. Turn over keyboard unit and bring down slowly from space key side. Step 3. Fit two screws pointed by arrows		
Fig. 4-7 LCD unit Step 1. Remove lock button cover and connector (CN4). Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the best lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line remove lock button cover and connector (CN4). Step 1. Fit travel ratchet as shown in Fig.4-9. Ratchet spring seat Travel ratchet as shown in Fig.4-9. Step 2. Fix LCD unit ratchet to the best lead line ring bearing and LCD unit.		Step 3.				
Step 1. Remove lock button cover and connector (CN4). Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the box set lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line ring bearing and LCD unit.				590127		
Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the beset lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line researched.	CD	Can 1				
Step 2. Lock LCD unit. Step 3. Remove screws in the order ①, ② and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the boset lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line remove screws in the order ①, ② and ③ shown in Fig. 4-10 and 4-8.		Step 1.		Fig.4-9.		
and ③. Step 4. Release LCD unit lock and lift up unit slowly from lock side with LCD face up. Step 2. Fix LCD unit ratchet to the box set lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line ring teams are considered as the set lead line ring bearing and shown in Fig. 4-10 and 4-8.		Step 2.	Lock LCD unit.	Ratchet spring seat		
Fig. 4-9 Step 2. Fix LCD unit ratchet to the beset lead line ring bearing and LCD unit. Step 3. Tighten screws ①, ② and ③ shown in Fig. 4-10 and 4-8. Lead line recommendations.			and ③. Release LCD unit lock and lift up	110001		
shown in Fig. 4-10 and 4-8. Lead line r				Step 2. Fix LCD unit ratchet to the body an set lead line ring bearing and lock		
[r 3', mm m)			0-3			
Fig. 4-8 Fig. 4-10			Fig. 4-8	Fig. 4-10		

Disassemble Procedure **Assemble Procedure** Option Step 1. Remove expansion bus connector Step 1. Remove connector covers both of cover of option unit and bus conunit option and main frame. nector cover of the main frame. Step 2. Fit option unit as shown in Fig. 4-14, and tighten screws tentatively Bus connector cover Main in the order of 1 to 4 on Fig. 4-13, frame and last, tighten them fully. Step 3. Fit connector first to option side and 00 000 second to main frame side. Stpe 4. Fit connector cover from main frame Option Bus connector cover unit side and next, option side. Option unit Fig. 4-11 Main frame Fig. 4-12 Fig. 4-14 Step 2. First remove option side connector and next main frame side connector. Step 3. Remove four screws pointed by arrows. 1 Fig. 4-13

Exploded View of Main Frame



Overview

Fig. 4-15

4.2 Disassemble/Assemble of Each Unit

4.2.1 Keyboard

- (1) Normal (normal size)
 - Step 1. Remove key top using key top puller.
 - Step 2. Remove key switch.
- (2) SHIFT key (includes the same size keys)
 - Step 1. Remove key top of CTRL and A which is located on the top of specified key top.
 - Step 2. Insert a thin minus screw driver between key tops and lift up one end of corresponding key. Lock can be removed.
 - Step 3. Shift key and remove it from support bar.
- (3) SPACE key
 - Step 1. Remove key tops Z, X, C, V, B, N,which are located on the top of SPACE bar.
 - Step 2. Insert a thin minus screw driver between key tops and lift up one end of key. Lock can be removed.
 - Step 3. Remove key from support bar using a little screw driver.
- (4) SHIFT key
 - Step 4. Remove SHIFT key from switch cover using key top puller.




Fig. 4-16




Fig. 4-17





Fig. 4-18

4.2.2 Microcassette Mechanism

- Step 1. Remove board.
- Step 2. Remove microcassette mounting bracket by loosing three screws which are marked with arrows on Fig. 4-19.



(1) C wheel

- Step 1. Remove C support bracket by loosing two screws.
- Step 2. Remove M belt.
- Step 3. Lift up C wheel slowly.




Fig. 4-20

(2) M pulley

- Step 1. Remove C support bracket.
- Step 2. Remove FG york by loosing screws ① and ②.
- Step 3. Lossen screws 3 and 4.
 - * Pay attention to two FG spacers.




Fig. 4-21

(3) PE switch

Step 1. Remove one screw and PE switch.



Fig. 4-22

(4) HP switch

- Step 1. Remove screw pointed by arrow.
- Step 2. Remove HP switch slowly.



Fig. 4-23

(5) HP motor

- Step 1. Remove HP switch
- Step 2. Remove screw ① and next ②.




Fig. 4-24

(6) Pinch roller

- Step 1. Remove HP motor.
- Step 2. Remove E ring and lift up PR lever and spring.





Fig. 4-25

(7) P lever (head part)

- Step 1. Remove HP motor and pinch roller.
- Step 2. Push E button spring by tweezers and remove lever from ① in a way like pulling out.



- (8) Pocket
 - Step 1. Remove pocket spring.
 - Step 2. Remove pocket pin.




Fig. 4-27

Overview of Microcassette Mechanism




Fig. 4-28

4.2.3 LCD Unit

- Step 1. Remove LCD unit.
- Step 2. Remove cover panel. (not reusable)
- Step 3. Remove two screws pointed by arrows.




Fig. 4-29

- Step 4. Turn over unit and lift up unit slowly from screw side.
- Step 5. Remove four screws pointed by arrows and lift up board slowly.
 - * Pay attention to contrast button and cover glass.




Fig. 4-30

Step 6. Move leg of fitting bracket.




Fig. 4-31

- Step 7. Remove fitting bracket with LCD face up.
- Step 8. Remove LCD with zebra on it taking care for three pins.
- Step 9. Remove four zebras and zebra guide.

Overview of LCD Unit




Fig. 4-32

4.3 Option Unit

- Step 1. Remove unit from the body.
- Step 2. Remove three screws pointed by arrows.




Fig. 4-33

- Step 3. Remove case cover from screw side.
- Step 4. Remove two screws pointed by arrows.





Fig. 4-34

Step 5. Lift up unit slowly from the opposite side of connector.

Overview of Option Unit



4.4 Main Battery

Before replacing the main battery, the RAM data must be saved on an external storage device (cassette tape or floppy disk, etc.) for protection.

Main battery replacement procedure

Step 1. Reset the POWER switch OFF.

Step 2. Loosen the main battery cover set screw at the bottom of the computer and remove the cover.




Fig. 4-36 Main Battery Cover Removal

Step 3. Make sure that the auxiliary switch is set.




Fig. 4-37 Auxiliary Battery Switch

Step 4. Disconnect the battery connector and remove the battery.




Fig. 4-38 Main Battery Removal

Step 5. Connect the new battery connector and put the battery in place and lay the lead wire as shown in Fig. 4-39 – lay the lead wire so that it is pushed against the case and the pressure prevents it from rising.




Fig. 4-39 Main Battery Installation

- Step 6. Replace the battery cover care should be taken not to pinch the battery wires at the set screw.
- Step 7. Tighten the battery cover set screw.
- Step 8. Open the ROM capsule cover.




Fig. 4-40 ROM Capsule Cover

Step 9. Push once the INITIAL RESET switch located above the ROM cover.




Fig. 4-41 Access to INITIAL RESET Switch

Step 10. Replace the ROM capsule cover.

After above procedures, change the battery by connecting the AC adaptor. Never discard the battery into water or in fire, nor disassemble.

CHAPTER 5 TROUBLESHOOTING

5.1	An Introduction to Troubleshooting	5-	•
5.2	Test Program	5-	
5.3	Check-out Procedure	5-1	ļ
5.4	Unit Troubleshooting	5-1	•

5.1 An Introduction to Troubleshooting

Troubleshooting is usually to easy; vaned symptoms appear depending on points of failure. This section describes two procedures which may allow easier troubleshooting and subsequent repair:

1. Check-out procedure

Objective: To guide the user through a problem isolation process when symptoms do not indicate a specific component malfunction.

Fault isolation level: Repair by unit replacement, repair can be accomplished with a basic knowledge of computer hardware.

2. Unit repair flowchart


Objective: To guide the user through a component level repair process.

Allow a component-level repair of an individual faulty unit.

Fault isolation level: Component level – Requires an advanced knowledge of computer hardware engineering, and electronics.

General troubleshooting procedure

- First, isolate and replace the faulty unit according to the check-out procedure faulty each time a
 unit is replaced, to make sure the new unit is not faulty. This process will prevent confusion
 with a problem caused by poor connector contacts.
- Second, isolate and replace the faulty component in the unit according to the appropriate unit flowchart or the trouble table.



- Note 1) All checks indicated on the flowchart must be made.
 Should any unit or component be replaced disregarding any check, the newly installed one might be damaged.
- Note 2) Whenever you are lost in the repair procedure, return to the entry and restart the procedure.
- **Note 3)** When no exit is found, during a diagnostic procedure (e.g., the test process has resulted in repeating a diagnostic loop), proceed with the repair according to the trouble table.

5.2 Test Program

A test program is supplied stored in an E-PROM with carrier which can be installed in the computer ROM capsule. The test program provides tests for the ten functions listed in Table 5.1. It allows either one of the following two execution modes

AUTO Modo

In this mode, the program automatically performs a six test cycle. If desired, the cycle may be repeated up to 99 times. The number of cycles may be selected after loading the program. This mode is suitable for an aging test after repair or a test on a problem of very low reproducibility.

MANUAL Mode

The manual mode allows the user to select any one test from those listed in Table 5-1 and is an aid to component level troubleshooting.

Table 5-1 Functions Tested by the Test Program

No.	Tested Functions
1	RAM CHECK
2	BUZZER CHECK
3	RS, SER CHECK
4	LCD CHECK
5	MCMT CHECK
6	DIP-SW READ CHECK
7	KEY BOARD CHECK
8	ANALOG INPUT CHECK
9	BARCODE CHECK
10	CLOCK CHECK

5.2.1 Repairing Tools

Table 5-2 lists necessary repair tools which are available from EPSON.

Table 5-2 Repaired Repair Tools

	Tool	Q'ty
1	Test program ROM	1
2	RS-232C interface mini-wrapping connector	1
3	Serial interface mini-wrapping connector	1
4	Microcassette tape	1
5	Cable assembly (P/N B778400201)	1
6	DC regulator or dry-cell battery	1
7	Low-resolution barcode reader	1

The wrapping connector, internal pin connections, and the external power supply set-up, etc. are illustrated in Fig. 5-1.

Internal pin connections

Se	ria	lin	ter	fa	C
4	**	5			

RS-232C interface 6 ↔ 7

4 ↔ 5

2 ↔ 3

 $2 \leftrightarrow 3$

4 ↔ 5 ↔ 8




Fig. 5-1 Set-up for Repair

5.2.2 Installing the Test Program ROM

To install the test program ROM in the ROM capsule of the computer, perform the following steps:

- Step (1): Reset the POWER switch OFF.
- Step (2): Remove the ROM capsule cover from the bottom panel.
- Step (3): When two ROMs are already installed in the capsule, remove either one by alternately lifting up on the tabs at both ends of the ROM.
 - * If the ROM is difficult to remove, alternately raise both the ends with a flat screw driver.




Fig. 5-2 ROM Capsule Cover Removal




Fig. 5-3 ROM Removal

Step 4: Insert the test program ROM in the capsule. Make sure that the ROM pins are properly inserted into the socket.

Note: When neither ROM capsule is empty, the test program ROM may be inserted in either ROM socket; ROMB or ROMC. When one ROM is already installed, insert the test program ROM in the empty socket.




Fig. 5-4 ROM Capsule Sockets

Step 5: Replacethe ROM capsule cover.

5.2.3 Loading the Test Program

Set the POWER switch ON and check to see that the menu shown in Fig. 5-5 appears on the LCD panel. The display varies depending on the inserted ROM. If nothing appears on the panel, press the RESET switch.



Fig. 5-5 Tet Program Menu

Move the cursor so that "MAPTST" blinks, and then press the RETURN key.
 Note: One of the messages shown in Fig. 5-6 will be displayed, depending on the ROM capsule socket in which the program ROM is inserted.



- Message displayed when test program ROM is inserted in ROM 1 socket.
- Message displayed when test program ROM is inserted in ROM 2 socket.

Fig. 5-6 Test Program ROM Location Information Messages

After the above preparation, the following menu will appear on the LCD panel.

```
TEST FROGRAM MENU MODE Ver 1.0

1 : AUTO
2 : MANUAL
```

Fig. 5-7 AUTO and MANUAL Mode Selection Menu

5.2.4 Selecting a Test Mode

In response to the menu in Fig. 5-7, key in "1" or "2", respectively, to select the AUTO or MA-NUAL test mode.

AUTO Mode

When the AUTO mode is selected ("1" is keyed in), the prompt of Fig. 5-8 should appear. Specify a number of test cycles to be run by responding with a number from 1 to 99.

RAM, buzzer, RS-232C interface, serial interface, LCD unit, microcassette tape drive, and DIP switch tests make up one test cycle. When the AUTO mode is selected, this cycle is repeated according to the number of times specified in response to the prompt.

```
CHECK COUNT 7
```

Fig. 5-8 Prompt for Number of Test Cycles

MANUAL Mode

```
TEST PROGRAM SELECT

1.RAM CHECK

2.BUZZER CHECK

3.RS,SER CHECK

4.LCD CHECK

5.MCMT CHECK

6.DIP—SW READ CHECK

7.KEY BOARD CHECK

8.ANALOG INPUT CHECK

9.BARCODE CHECK

10.CLOCK CHECK
```

Fig. 5-9 Menu for an Individual Test

Select a test by keying in the number preceding the test. When the test is completed, the display stops. To repeat the test again, press the spacebar, otherwise, press the RETURN key.

To stop the test after the keyboard check has been selected, key in "Break".

5.2.5 Test Run Procedure and Display Information

This section describes the procedure for running the individual tests and display information given by them.

```
MEMORY & Y-RAM CHECK
```

Fig. 5-10 RAM Check Test Information Message

^{*} If any error message appears, refer to section 5.2.6.

(1) RAM Check

- The information message displayed in Fig. 5-11 appears.
- ◆ The RAM and V-RAM check tests are performed in succession and the following messages are displayed when the tests are completed.

```
RAM CHECK END !!
VRAM CHECKING !!
VRAM CHECK END NOW !!
```

Fig. 5-11 RAM Check Test End Messages

(2) Buzzer Check

- The buzzer sounds for approximately three seconds.
- The buzzer further sounds at two different tones and then the following prompt is displayed:

```
BUZZER OK ?
```

Fig. 5-12 Buzzer Check Test Prompt

(3) RS-232C and Serial Interface Check

- Step 1: Insert the RS-232C serial interface connector, which is connected according to the instructions in section 5-1. (The RS-232C socket is labeled on the PX-8 case.)
- Step 2: Key in "3" for the test menu (TEST PROGRAM SELECT). The RS-232C and Serial Interface Check test will be selected. The program runs the RS-232C interface test first, displaying the following information:

```
R9232C CHECKING
R9232C CHECK END NAW
```

Fig. 5-13 RS-232 Interface Check Phase Information Messages

Step 3: The program then runs the serial interface test the display should appear as in Fig. 5-14.

```
HIGH SPEED SERIALING
HIGH SPEED SERIAL END NOW !!
```

Fig. 5-14 Serial Interface Check Phase Information Messages

Step 4: These messages indicate the end of the test.

^{*} Adjust the sound level and do another check.

(4) LCD Check

- The entire LCD panel display is reversed.
- The LCD panel display is reversed every other dot and then the black and white conbination is reversed.
- The LCD panel display is reversed every four dots and then the black and white conbination is reversed.

The following character pattern appears (Fig. 5-15) and the test ends.

```
****** CHRAGENE TEST ******

!"#$%&'()**.-./0123456789::<<=>?@ABCDEFGHIJKLMNGFQRSTUVWXYZEFI^_:abcdefghijklmst

pqrstuvwxyz{|}^
```

Fig. 5-15 LCD Check Test Character Pattern

- (5) MCMT (Microcassette Tape Drive) Check
 - The following prompt appears:

```
SPEAKER ON 7 (Y/N)
```

Fig. 5-16 First MCMT Check Test Prompt

If speaker sound output is desired depress "Y" (YES); if not, press "N" (NO), respond by inputting "Y" (YES) on "N" (NO) as desired.

The next prompt will appear as follows:

IS THIS TEPE INITIALIZE ? (Y/N)

Fig. 5-17 Second MCMT Check Test Prompt

Examine the tape and respond with "Y" to this prompt if the tape data may be destroyed. Otherwise, key in "N".

A Rewind/Fast Feed and Read/Write check tests are performed after the following information message is displayed:

MCMT CHECK (REWIND .F.F & READ/WRITE CHECK)

Fig. 5-18 MCMT Check Test Information Message

The third prompt appears as follows:

WRITE TAPE INFMASION TO THIS TAPE ? (Y/N)

Fig. 5-19 Third MCMT Check Test Prompt

• The test ends with the following information message:

WRITE DATA % STOP HEAD OFF

Fig. 5-20 MCMT Check Test End Message

(6) DIP SW Read Check

• The following information is displayed:




Fig. 5-21 DIP SW Read Check Test Data

Make sure that the DIP switch setting agrees with the following table.

Table 5-3 DIP Switch of Settings

SW4 Setting	SW4							
Character set specification	1	2	3	4	5	6	7	8
ASCII (USA)		1	1	1	0	1	0	0
French		1	1	1	0	1	0	0
German		0	1	1	0	1	0	0
English	0	0	1	1	o	1	0	0
Danish	1	1	o	1	0	1	0	0
Swedish		1	0	1	0	1	0	0
Norwegian	0	1	1	0	0	1	O	0
Italian	1	0	0	1	0	1	0	0
Spanish	0	0	0	1	0	1	0	0
HASCI		О	0	0	0	1	1	0
Japanese (Japanese language)		0	o	0	0	1	0	0
Japanese (kana)		0	0	0	0	0	0	0
Japanese (touch 16)	1	0	0	0	0	0	0	0

(7) Keyboard Check

Step 1: Select your keyboard type by responding with the number following the specification of your unit.

The following display data prompt will appear:

THEN DSP DATA KEY-IN !!

Fig. 5-22 Keyboard Test Display Data Prompt

Step 2: In response to the above prompt, key in characters to be displayed in the following order:




Fig. 5-23 Keyboard Check Test Character Data Entry

- * The numbers within the parentheses are for a 73-key keyboard.
- When the key data entry ends, the following prompt appears.

DNCE MORE KEY-BOARD CHECK ? (Y/N)

Fig. 5-24 Keyboard Check Part 2 Test Entry Prompt

Step 3: If the keyboard check, part 2, test is desired, respond with "N" to this prompt. Otherwise, key in "Y". The above part 1 test will be repeated.

• The program enters the part 2 test and displays the following prompt:

KEY-BOARD CHECK Part 2 PUSH KEY-IN !!

Fig. 5-25 Keyboard Check Part 2 Test Prompt

Step 4: Key in the same characters as randomly displayed, following the above prompt.

Step 5: To terminate the test, key in "Break". The program will end the test leaving the following information message:

```
KEY-BOARD CHEK Part 2 END !!
```

Fig. 5-26 Keyboard Check Test End Message

- (8) Analog Input Check
 - Step 1: Connect a DC voltage regulator (output voltage range should be from OV to +2.0V) and a dry-cell battery. Use the cable assembly P/N B778400201 according to the instructions in section 5.1.
 - The program displays the connected voltage at an accuracy of ± 0.02 V.
 - Step 2: When a DC voltage regulator is used, compare the displayed value with the reading. If a dry-cell battery is used, measure and compare its voltage.
- (9) Barcode Check
 - The following is displayed:



Fig. 5-27 Barcode Check Test Prompt

- Step 1: Read the barcode pattern using a reader.
- If the pattern and read data agree, "OK" appears on the LCD panel.
- (10) Clock Check
 - The following prompt appears:

TIME SET ? (Y/N)

Fig. 5-28 Time Setting Prompt

- Step 1: If you would like to seft the time, respond with "Y" to this prompt; otherwise, key in "N".
- When "Y" is keyed in above, the time setting guide message is displayed:

INPUT DATA **** Month: Oay/ Hour: Minute: Sec / Week Week Data Coce Sun:(9 Mon:01 Tue:02 Wed:03 Thu:04 Fri:05 Sta:06

Fig. 5-29 Time Setting Guide Message

- Step 2: Key in the date and time as follows: year, month, day, week day, hour, minute, and second.
- The set time should be updated every one second.


5.2.6 Test Program Messages

The test program displays a message on the LCD panel when it terminates normally terminates. When any malfunction is found, a diagnostic code indicates the problem area.

Major error messages are explained in the following:

(1) Return codes from slave CPU 6303

The slave CPU operation being performed when an error occurs is indicated on the LCD panel as a one-byte return code as shown in Fig. 5-30. Table 5-4 lists all the available return codes and summarizes their meaning.



Device	Code	Meaning				
SYS	00	Normal processing termination				
SYS	01	Break ACK – Indicates that a break took place.				
SYS	02	Command error – Indicates that a command has been input which is not included in the of fined system				
SYS	03	Communication error – Indicates that a command is received when data was to be received/sent or vice versa.				
2CD	11	Illegal size – Indicates that a screen-over occured which is attributable to an illegal size specification.				
2CD	12	An undefined graphic alphabetic character was used.				
2CD	13	An alphabetic character code was used. Or, an attempt was made to define any other than that for alphabetic character.				
MCT	41	Head error - Indicates that the head failed to operate normally.				
мст	42	The tape stopped during processing.				
мст	43	Write protect error – An attempt was made to write a tape with no write protect pin.				
МСТ	44	Data error – Indicates that the data could not be determined to be either 1 or 0 because the data pulse is wider or narrower than the standard value.				
мст	45	CRC error				
ESPS	61	A linkage failed.				
ESPS	62	Communication error – Overrun or framing error.				
ESPS	63	Timer over				
BEEP	71	BEEP already in progress – Indicates that a BEEP or MELODY was attempted when another BEEP or MELODY was already in progress.				
MCT	46	Block mode error – A block whose identifier is other than that specified.				

(2) RAM error messages

ERROR !! ADDRESS ****H
WRITE DATA **H READ DATA **H

Fig. 5-31

D-RAM compare error – Written and read-back data did not agree.

ERROR !! BEFORE ADDRESS ****H
SAVE DATA ** READ DATA **H

Fig. 5-32

D-RAM compare error – The RAM test was attempted on a program area (including OS, TPA, and RAM files) where no read/write test is allowed.

VRAM EERROR ADDRESS ****H WRITE **H READ **H

Fig. 5-33

V-RAM compare error - Written and read-back data did not agree.

(3) RS-232C and Serial Interface error messages

RS232C CHECK TIME DUT !!

Fig. 5-34

RS-232C transmission/reception failure – DIR → DSR, RTS → CTS → CD, TXD → RXD

RS232C ERROR TRNSMIT ****H RECIVE ****H

Fig. 5-35

RS-232C transmitted/received data failed to agree.

ERROR CODE **

Fig. 5-36

An RS-232C error code XX − ∫ 08: Parity error

10: Overrun error20: Framing error

HIGH SPEED SERIAL I/C ERROR !!
TRANSMIT DATA ****H RECIVE DATA ****H

Fig. 5-37

Data transmitted/received via the serial interface failed to agree.

(4) Microcassette tape drive error messages

MCMT INITIALIZE (READ ERROR) TIME UP !! Fig. 5-38 Microcassette tape initialization failure – possibly a mechanical fault. MCMT WIND &F.F TEST CHECK COUNT *** RESULT COUNT Fig. 5-39 Tape count (photo-reflector output) error during rewind/fast feed. MEMT READ/WRITE CHECK MEAD ERROR !! Fig. 5-40 Read/write head loading/unloading failure. MCMT READ/WRITE CHECK TAPE STOP ERROR !! Fig. 5-41 Tape feed failure during read/write – the reel stops rotating. MCMT READ/WRITE CHECK ERROR !! RDC ERROR !! CODE ** Fig. 5-42 Read/write error - possibly an abnormal tape feed speed or improper read/write pulse width. MCMT READ/WRITE CHECK READ ERROR !! READ ** WRITE U5 BLOCK COUNT **** 70 **英·安·英·**美· Fig. 5-43 Compare error - written and read-back data failed to agree. THIS TAPE CAN'T WELLS CHANGE ANOTHER TAPE !! Fig. 5-44 Write failure. LET'S CHASE THE MC-YAPE !! Fig. 5-45

Read failure.

(5) Keyboard error message



Fig. 5-46

Key entry code mismatch – a key code other than the specified one was input. Up to five key entry retrials are allowed.

(6) Barcode error message

```
COUND ******

DARCODE ERROR CHECK ERROR

TRY ONCE MORE !!
```

Fig. 5-47

Barcode pattern read failure.

Unit Level Troubleshooting


When trouble-shooting a faulty unit, first find the entry routine for that unit from the entry table. In such a case where there are more than one symptom is observed and symptoms vary during the course of troubleshooting, make it a practice to enter the troubleshooting procedures according to the symptom that occurred first.


Notes on using the flowcharts


- The troubleshooting flowcharts do not necessarily include all information required for troubleshooting such as check modes, etc. Thus, the flowchart context and trouble symptoms should be closely examined.
- 2) If the troubleshooting flowchart instructions lead you into a loop or to the end of a procedure and the problem is not resolved, refer to the schematic drawings or proceed by troubles shooting according to the following procedure:
- Step 1: Replace the faulty unit with a good one and make sure that the faulty unit is really malfunctioning.
- Step 2: If the problem is difficult to reproduce or occurs so briefly that it is hard to examine the symptom, vary the supply voltage according to the following instructions:
 - (a) Disconnect the battery from the battery connector CN2.
 - (b) Prepare a variable (0 10) DC voltage regulator and make sure that the output is turned off.
 - (c) Connect the regulator to the CN2 connector in place of the battery.
 - (d) Adjust the regulator output voltage to +5V.
 - (e) Turn the regulator output on.


After the above setup is completed, vary the regulator output in a range from 4.8V to 6.0V and examine the unit operation at each voltage level. If this voltage margin test is successful maintain the voltage and proceed with troubleshooting, using the check-out procedure and trouble-shooting flowchart.

5.3 Check-out Procedure









5.4 Unit Troubleshooting

5.4.1 Repairing The MAPLE Board

The following should be noted when repairing the MAPLE board:


- 1) Check to see that the jumpers and switches are correctly set before proceeding with the repair.
- 2) Measure the voltage of the main and auxiliary batteries and verify whether the trouble is caused by insufficient voltage.
- 3) Care must be used to avoid short circuits on either side of the board. Any short circuit will short circuit the auxiliary battery resolting in damage to other circuits.
- 4) Before testing circuit continuity or element function with a circuit tester, make sure that the line or element to be tested is not backed up by battery. Whenever the battery backed-up line has to be checked, remove the auxiliary battery from the board before the test.


(Others)


Depending on location of the problem, a MAPLE board failure may present various symptoms and troubleshooting is harder. Check the computer for any basic problem according to the procedure below, first. If no problem is found by these checks, use the troubleshooting and repair the test program and repair flowchart.


- (1) Check the jumpers and switches for any improper setting.
- (2) Check the logic circuit voltage and clock signal. (Also check fuse F1).
- (3) Check the connectors for any imperfect contact.


MAPLE BOARD REPAIR ENTRY TABLE



































5.4.2 Repairing The LCD Unit


Before repairing the LCD unit, check the following:


- 1) Check the LCD panel surface for damage.
- 2) Check for any shade on the LCD panel when power is off.
- 3) Check the LCD board for any damage.


If a defect is found during the above checks, the LCD unit cannot be repaired. Replace the unit.


- * When replacing a flat-package IC, follow the procedure below.
- (1) Remove the solder from the IC terminal leads with a Solderwick.
- (2) Lightly push the IC up with a precision screw driver.
 (Do not force the IC; otherwise, the printed circuit pattern may come off the board and the repair may become impossible).
- (3) Remove the IC and remove the reamining solder from the pattern with the solderwick.
- (4) Bend the new IC terminal leads so that they fit to the pattern holes.
 (The terminal leads are bent downward when the IC is mounted on the head of the board and upward when mounted on the tail.)
- (5) Resolder the new IC terminal leads.
- (6) Remove the flux from the soldered area.


LCD UNIT REPAIR ENTRY TABLE











5.4.3 Repairing The Keyboard

Before repairing the keyboard, perform the following checkes:


- 1) Visually check the keyboard circuit board for any damage.
- 2) Visually check the keyboard information cable connectors for any damage.
- 3) Visually check the keyboard's internal components such as the circuit board, FPC pattern, and switches, for any foreign matter such as water drops.
- 4) Visually check the circuit board for any FPC pattern separation.


If damaged components which cannot be repaired are found in steps 1 or 2, replace the keyboard. If any foreign matter was found in check 3), clean and dry the components at the normal temperature. After components are dry, test the keyboard functions again. If a problem still exists, replace the keyboard.


(Even if the trouble disappears, it is possible that it may reoccur at another time due to oxidation of the circuit board patterns. If this occurs the keyboard may have to be replaced.


Printed circuit pattern separations may be fixed by a combination of a hot press and adhesive. If unrepairable, replace the unit.


KEYBOARD UNIT REPAIR ENTRY TABLE












5.4.4 Repairing The Microcassette Tape Drive Unit


Before repairing the microcassette tape drive unit, check the following:


- 1) Check the read/write and pinch roller for dirts.
- 2) Exchange the microcassette tape for known good one and test to make sure malfunction is not due to a damaged tape.
- 3) Make sure that the lead wires from the mechanical section are perfectly soldered.
- 4) Examine the error message on the LCD panel to find whether the trouble is a directory-related problem. Tapes written by other computers may contain no directory and cannot be read by this computer.


Problems 1) and 2), above, are interrelated so that both the checks should be performed at the same time.


MICRO CASSETTE UNIT REPAIR ENTRY TABLE




















How to adjust the HP switch


Before mounted


After mounted

1. Nominal separation: approximately

twice the fixed spring plate thickness – 0.35


plate thickness = 0.35 ± 0.1 (Unit: mm)







How to adjust the PE switch

(1) Mounting position








(2) Inspection

(a) When a MIN cassette tape is inserted.

(Unit: mm)



(b) When a rug-bent cassette tape is inserted.

(Unit: mm)

The separation between the separator and base plate must be from 0.3 to 0.5 (approximately half or one third of the separator thickness.)

CHAPTER 6 MAINTENANCE

6.1	Repair	6-	1
6.2	Repair Tool and Equipment	6-	2
6.3	Soldering	6-	3
6.4	Component Locking	6-	7
6.5	Notes on Repairing/Replacing the MAPLE Board	6-	8
6.6	Microcassette Tape Drive Adjustment	6-1	1

6.1 Repair

Before starting the repair

- 1. Static electricity
- A human being's body is charged with the static electricity which is caused by the friction of his clothes. If his charged fingers contact the elements of the circuit, the static electricity may damage the elements. Therefore, before starting the repair work, touch the case cover with both hands to discharge any static electricity.
- When using a measuring instrument, such as an oscilloscope, which needs to be grounded, touch the conductive portion of the grounding terminal to the case of PX-8 and your fingers, then connect it to the GND terminal on the board.
- Before repairing the MAPLE board, remove the AC adaptor, the main and auxiliary batteries, and wait for approximately 30 second before beginning repair. This will allow residual power to dissipate. Handling before total power dissipation may result in damage to the board.

2. Circuit.

- After removing the circuit board from the case for repair, rest it on insulative material, to prevent shortcircuits.
- After turning off the power switch, the RAM and a part of IC are backed up by the battery.
 Therefore it is necessary to observe the precautions listed above while replacing elements on the control board.
- Before examining the circuit, check to see if the signal lines are backed up.
- Flexible printed cable (FPC) is used in the mark. If the FPC is bent or scratched, it may result in circuit damage.

Therefore, handle it very carefully.

4. Connectors

 All internal cable connectors in this device are of locking type. When disconnecting the cables, unlock the connectors.

5. Soldering

- When repairing the boards, refer to the section on soldering.
- Storing or transporting circuit boards on which batteries are mounted.
- When storing or transporting circuit boards on which batteries are mounted, protect them from static hazards by using a static-proof insulator bag, etc. When storing them for a long time, remove the battery(s) to prevent battery deterioration or circuit damage due to possible battery leakage.

6.2 Repair Tools and Equipment

Table 6-1 General Tools

Name	Standard	Q'ty	Use	Commercial- ly available
Oscilloscope	50 MHz dual-beam type	1	Repair of control board	Yes
Digital voltmeter	5 – 25V range	1	Measurement of circuit voltage	Yes
DC regulator	0 – 20V, with current con- troller	1	Repair of control board	Yes
Multitester	1 – kΩ range	1	Continuity test	Yes
Soldering fron A	B778401501	1	R-920 3.2 × 1.25	Yes
Soldering iron B	B778401601	1	FP-NO2 28 x 25 x 15.5 x 12.5	No
Soldering iron C	B778401701	. 1	FP-NQ1 11 x 15.2	No
Soldering iron D	B778401801	1	1006 23×20×17×14	No
Solder pump		1	Repair of control board	Yes
Nippers	Middy Sure 1178 made by EPE Ltd.	1	Repair of control board	Yes
Tweezers	MM 125 mm	1	Repair of microcassette	Yes
Phillips head screwdriver set		1	Repair of microcassette	Yes
Flat blade screwdriver set		1	Repair of microcassette	Yes
Pincette	MM 125 mm	1	Repair of microcassatte	Yes
Phillips head screwdriver No. 2	100 mm	<u>!</u> 1	Disassembly and assembly of case	Yes
Blade screwdriver No. 2	100 mm	1	Disassembly and assembly of case	Yes
Frequency counter	4 digits, 50 khz or above	1	Microcassette tape drive and in- ternal clock signal adjustment	Yes
Electronic thermometer	Instantaneous tape	1	Control circuit board repair	Yes
Ampere meter	1μA ~ 5A	1	Control circuit board repair	Yes

Table 6.2 Repair Equipment

Name	Standard	Q'ty	Use	Commercial- ly available
Safety goggles		1	Soldering	Yes
Gloves		1	Soldering	Yes
Solder	I .	1	Soldering	Yes
Solder wick		1	Soldering	Yes
Drier		1	Circuit board repair	Yes
Lead wires	AWG #30 or equivalent		Circuit board repair and analyses	Yes

Table 6-3 Special Jigs

Name	Standard	Ω'τγ	Use	Commercial ly available
*Extension cable (16-pin)	B778400701	1	Between MAPLE board and LCD unit	NQ
*Extension cable (20-pin)	B778400601	1	Between MAPLE board and microcassette	NO
*Extension cable (11-pin)	B778400801	1	Between MAPLE board and microcassette	NQ
Azimuth tape	Olympus OA-211 B777600101	1	Adjustment and inspection of microcassette	YES
P reel torque check cassette	Sony TW-1112A 8777600201	1	Adjustment and inspection of microcassette	YES
RS-232C MINI WRAP	B778401101	1		NO
Serial MINI WRAP	8778401001	1	Adjustment of azimuth	NO
External speaker connector	B778400201	1	Adjustment of azimuth	NO
Keytop puller	B765000001	1	Keytop removal	YEŞ
Microcassette tape (EPSON C-30)	Y202503000	1	Microcassette tape read/write test	YES
Test program ROM	B778401201	1	Repair	NO

Table 6-4 Oil, Grease, and Chemicals

Name	Standard	Œίτγ	Uşe	Commercial- ly available
Flux remover		1]	YES
Instantaneous cooling agent		1	SOLDERING	YES
Alcohol				YES
Silicon lock				

6.3 Soldering

Inaduertant soldering of delicate component can cause component damage. Carefully read and fllow the reccauting in Section 6.2.1 for component removal and soldering to safeguard the Maple computer's circuitry.

6.3.1 Removing and Installing Parts

- (1) When removing parts such as IC's, transistors, etc. from the board, cut the lead wires of the parts with nippers and remove the solder. Melt the solder rapidly to prevent the parts from absorbing the heat.
- (2) Solder each part quickly and use cooling agents to cool the part (to protect the parts and printed circuit board).
- (3) When removing parts, remove the solder from the holes using SOLDER REMOVER; pull out the lead wires, which were cut in advance. This should be done without excessive use of force in order to protect the land and print pattern from being removed.

- (4) When installing a part, be aware of the bending direction and length of the lead wires. Wire should not contact other lands on the backside of the board, which could cause a short circuit.
- (5) When installing a register etc. to the board, take care that the parts do not directly contact the surface of the board (to protect the board from the heat of the parts).
- (6) When using a wire to repair the board, keep its length to the necessary minimum. However, if there is a lead wire across the shortest route, take another route.
 - If a longer wire must be used, fix it to the surface of the board with epoxy resin adhesive.
 - To prevent noise, do not install a long wire in parallel with the print pattern.
 - Wind the wires onto the lead wires of parts.
- (7) When soldering or removing flat package IC's, use a special soldering iron and rapidly carry out the work. When installing an IC, place some solder on the pattern, then place the IC on the pattern, taking care not to bend its lead pins. Quickly solder it with a soldering iron. When placing the IC, it may be fixed with a little amount of thread tightener or adhesive.
- (8) When removing a chip component such as a square resistor, capacitor, or transistor package, from the MAPLE board, heat all its terminal one at a time with the soldering iron.

6.3.2 Soldering

- (1) Soldering the through holes
- (a) Solder each lead wire as shown in the center of Fig. 6-1. (The slope of the placed solder is 30° 45°.)




Fig. 6-1

(b) Fill the through hole with the solder.




Fig. 6-2

(c) Cut the lead wire to the proper length and do not short-circuit it to other lands.





Fig. 6-3

6.3.3 Installing the Parts



- ① Proper
- Do not allow the part to contact the board.
- (3) Install the part in parallel with the surface of the board (The limit of slanting angle is 15").
- ① Do not install the part too far from the surface of the board (to prevent it from short-circuiting other parts).




Fig. 6-5 Installing the Wire

- Wind the wire onto the lead wire (pin of IC) from 3/4 to 1 full turn.
- The wire must be covered to near the land. The bare portion of the wire must be less than 1/2 of the land.
- When the lead wire(s) has to be long, secure it on the board with an epoxy adhesive.

< Impossibility of repair >

If the problems listed below occur, the quality and durability of the parts cannot be guaranteed. It is therefore recommended that the board be replaced in the following instances.

- The copper foil in the through hole has come off.
- The land has come off.
- The print pattern has come off.
- The board has been burned.
- The board is cracked.

< Treatment after the repair >

After repairing (soldering) the parts, treat them according to the following procedure.

- Remove all the flux from the soldered portion with a brush etc.
- Clean the patterns which you have touched.
- Clean the connectors, and apply contact recovery agent, if necessary.
- Dry the parts.
- * If the parts are not treated as explained above, the patterns will oxidize and corrode.




Fig. 6-6 Surface of Board




Fig. 6-7 Section of Board

6.4 Component Locking

This computer is portable and may be often subjected to vibrations and shocks. Thus, measures are required to prevent any failure due to possible loose screws, variable resistor adjustment deviations, poor contacts of cables and jumpers, etc. The following measures should be taken after any circuit board or other component replacement or variable register readjustment, etc.

6.4.1 Variable Resistor Locking

After a variable resistor is readjusted, apply a small amount of silicon lock on the variable resistor as shown in Fig. 6-8.

Care must be used to keep the driver groove free from the lock agent.




Fig. 6-8 Variable Resistor Locking

6.4.2 Screw Locking

After any circuit board is replaced or any microcassette tape drive azimuth adjustment is made, apply a small amount of screw lock agent on the fixing screws or the azimuth adjustment screw as shown in Fig. 6-9.




Fig. 6-9 Screw Locking

6.4.3 Ensuring an FPC Cable Connection

Before disconnecting/connecting any FPC cable, unlock its connector. When connecting an FPC cable, make sure that the cable end reaches the bottom of the connector before locking the connector.




Fig. 6-10 FPC Cable Connection/ Disconnection

6.5 Notes On Repairing/Replacing The MAPLE Board

Care must be used on the following points when repairing or replacing the MAPLE board.

6.5.1 Voltage/Current Checks

Non-reproducible program runaways or data changes which cannot be attributed either to software (including the programming) or hardware may occasionally occry. Battery charging problems which are difficult to reproduce may also occasionally occur. In such instances, check the following voltages and the charging current before repairing the board.

1) Setting-up test equipment

Connect a DC voltage regulator in place of the main battery, a voltmeter, and an ampere meter as shown in Fig. 6-11.




Fig. 6-11 Setting-Up a Voltage and Current Measurement Device for Testing the MAPLE Board

If the DC voltage regulator has a current limiting feature, adjust it so that it works above 500 mA. Adjust the voltage output to +5.0V and make sure that the computer is off before applying the regulator output to the computer. If a higher voltage is inadvertently applied, circuit components may be damaged.

Press the INITIAL RESET switch once and then set the computer POWER switch ON.

Voltages

(Low voltage detection level)

Lower the regulator output voltage while observing the VB+ voltage on the MAPLE board. Measure the voltage at the time the message, "CHARGE BATTERY", is diplayed on the LCD panel. The measured voltage should be in the following range:

$$4.61V \sim 4.82V$$

Note) When the message appears, the VB+ voltage rises a little higher than the value measured immediately before; this occurs because the BV+ line is backed up by the auxiliary battery.

(A-D converter voltage)

Adjust the VB+ voltage to 5.0V and then make sure that the voltage across the test terminals VRF is 2.0V.

3) The VB+ line current varies depending on the line voltage and operation. Table 6.5 lists the standard current requirement for the various components. The following current measurements may also vary depending operation mode.

Table 6-5

No.	Computer State/Component	Current	Remarks	
1	Operating MAPLE board	60 mA		
2	Operating microcassette tape drive	130 mA	Average including head load/unload – the actual current requirement varies from approximately 90 mA to 160 mA	
3	Operating RS-232C serial interface	110 mA		
4	Operating ROM capsule	90 mA	With two 27128s.	
5	Operating speaker	35 mA	At max. sound level	
6	Power off 45°C or above	1400 μΑ	Varios depending on the terror	
7	Power off 25°C ~ 45°C	600 μΑ	Varies depending on the temperature detected by thermistor TH1.	
8	Power off below 25°C	300 μΑ		
9	Power on idle	55 mA		

6.5.2 Test Points

11 test points are provided on the MAPLE board which allow easy access to the VB supply line and major signals for test.




Fig. 6-12 MAPLE Board Test Points

Table 6-6 MAPLE Board Test Points and Their Functions

Name	Function	Remarks
GND	Signal ground	
VB+	Battery voltage	
VB	Backup voltage	Supply for 6kB V-RAM, 64kB D-RAM, 7508 sub-CPU, and A-D converter
+5	Logic circuit voltage supply – VB+ supply through fuse F4 and transistor Q6	
VRF	A-D converter reference voltage	Adjust to 2.0 V.
Е	6303 slave CPU enabling signal	
MC	Microcassette tape read data signal	
4.9M	Clock signal halved from the primary frequency of 9.8304 MHz which is used as the control clock signal for the LCD controller SED1320.	
MRQ	Issued from main CPU when D-RAM memory is read/written or refreshed.	
SP	Microcassette tape read data used as an output to the speaker.	
CL2	Keyboard Scanning clock signal	Adjust the pulse cycle to 11.5 to 12.5 ms.

6.5.3 Variable Resistor Adjustments

There are four variable resistors, three on the MAPLE board (see Fig. 6-13) and one in the LCD unit.




Fig. 6-13 MAPLE Board Variable Resistors

STEPS:

- (1) Turn on the power.
- (2) Press "CTRL" and "HELP"; the system display will appear.
- (3) The screen shown in Fig. 6-14 should appear.

```
*** SYSTEM DISPLAY ***
                                                            (MENU)
                          84/05/01 (TUE) 11:21:19
      DISE > 005
                          KAUTO START:
CRAM
                                                  nonverify <COUNT>
                                                                      99999
                          KMCT
                                 MODE >
(USER BIOS) 000 256 b
                                          stop.
                                                            з.
                                                                      4.
KMENU DRIVE > ICBA
                          KMENU FILE> 1 .COM
                                                  2.
- Select number or ESC to exit.
  1=password 2=alarm/wake 3=auto start 4=menu
                                                   5=MCT
                    <- /mount
                                    ※※ /dirinit
                                                    ->> /erase
                                                                 000 Z
```

Fig. 6-14

* This screen is a little different from the actual one.

- (4) At this time, the operation shown in Table 6-8 can be carried out.
- (5) Insert the test cassette tape in the drive and press "PF2."

 The drive should be in the "PLAY" state and the tape should be loaded.

 (Press PF3 and PF4 respectively when stopping and rewinding the tape.)

Table 6-8 Test Cassette Tape Routine

Key	Name of operation	Description
SHIFT + PF2	MOUNT	Store the directory on the tape in the memory.
SHIFT + PF1	REMOVE	Write the directory stored in the memory on the tape.
SHIFT + PF3	DIRINIT	Initialize the directory on the tape.
PF4	REWIND	Rewind the tape.
PF2	PLAY	Monitor the contents for the tape through the speaker.
PF1	FF	Feed the tape at a high speed.
SHIFT + PF4	ERASE	Erase the contents of the tape.
PF3	STOP	Stop the tape.
PF5	RESET	Reset the tape counter to 0.

6.6.1 Reel Torque

Mount the Torque check cassette on the microcassette drive, and run the LOAD command. The tape starts. The torque can read directly from the indicator on the left hand reel of the cassette.

The proper torque is 5.0 - 11.0 g-cm.

Torque check cassette





Fig. 6-15

6.6.2 Azimuth Adjustment

This is an important adjustment, required to maintain tape compatibility with other drives. Whenever a read error frequently occurs or whenever the drive is repaired, the azimuth must be checked and adjusted accordingly.

(1) Setting-up

- Remove the cover of the azimuth hole of the microcassette drive shown in Fig. 6-16.
- Connect the jack connector to the external speaker interface (SP OUT).



Azimuth hole cover (adjustment screw below)

Fig. 6-16

 Connect the probe of the oscilloscope to the lead wire of the connector as shown in Fig. 6-17.




Fig. 6-17

* If the jack connector is not available, solder two lead wires from the MAP-MC board, CN1 connector pins 3 and 5, as shown in Fig. 6-18.

Solder the lead wires to pins 3 and 5 as shown in Fig. 6-18.




Fig. 6-18 Additional Lead Wires for Azimuth Adjustment

(2) Adjustment

Check the output signal from the test connector (or the RDSP signal of pin 5 on CN1) with an oscilloscope. Turn the azimuth adjustment screw clockwise or counterclockwise until the peak position of the wave is found, then adjust the azimuth according to the following procedure. (For the location of the adjustment screw, see Fig. 6-20.)

- 1. Turn the adjustment screw slightly in a counterclockwise direction to deviate from the peak.
- 2. Slowly turn the adjustment screw clockwise to the peak position. (Be sure to adjust the screw to the peak position turning it clockwise.)
- 3. Lock the adjustment screw.

Set the oscilloscope near the following range.

Sweep DIV. 200 μ S

Reference: Output signal of pin 7 of IC4 on MAP-MC board.

The signal wave form should be about 200 mVP-P as shown in Fig. 6-19.





Fig. 6-19

6.6.3 Tape Speed (2.4 cm/s)

Make sure, by using the AZIMUTH test tape, that the output is within a range of 3 kHz \pm 15 Hz (as directly measured with a frequency meter). Make sure that the signal at pin 3 of IC2 on the MAP-MC board is in a frequency range within 400 Hz \pm 4 Hz (a pulse cycle range from 2.57 to 2.44 ms). If either deviates from the specified range, readjust the tape speed with variable resistor VR1 on the board.

Location



Azimuth adjustment screw (Located right beneath the azimuth hole cover.)

Fig. 6-20

6.7 Barcode Reader

Connect a low resolution barcode reader and make sure that the patterns shown in Fig. 6-21 can be read with the BARCODE CHECK test program.













Fig. 6-21

CHAPTER 7 APPENDIX

7.1	Main CPU (Z80)	7-	1
7.2	Slave CPU 6303	7-	6
7.3	Sub-CPU 7508	7-	9
7.4	Gate Array GAH40D	7-1	12
7.5	Gate Array GAH40M	7-1	17
7.6	Gate Array GAH40S	7-2	29
	A-D Converter µPD7001		
7.8	Serial Controller 82C51	7-3	36
	SED1120 (LCD driver)		
7.10	SED1130 (LCD driver)	7-4	44
7.11	LCD/V-RAM Controller SED1320	7-5	50
	D-RAM μPD4265		
7.13	V-RAM 6117	7-6	61
7.14	Other ICs	7-(64
7.15	Circuit Schematic Diagrams And Component Layout Diagrams	7-0	67

7.1 Main CPU (Z80)

The main CPU is a CMOS-based, 8-bit microprocessor that controls the whole system. It directly controls DRAM, the RS-232C interface and the expansion interface (CN8), and sends and received commands and data both to and-from sub-CPUs 7508 and 6303 through the gate arrays.

Part No. X400260000 is currently used for the main CPU; however, jumper J1 has been incorperared on the MAPLE board so that in the future, other CPUs, which will expand the systems capabilities, can also be used.

7.1.1 Operation

The main CPU operates at a clock rate of 2.45 MHz, making the instruction cycle approximately $1.6\mu s$.

1 state : $1/(2.45 \times 10^8) = 408 \mu s$

1 cycle : $408 \times 4(4 \text{ states}) = \text{Approx. } 1.6 \mu\text{s}$

Fig. 7-1 shows a block diagram of the main CPU. Registers consist of general-purpose registers, accumulator registers, and flag registers.




Fig. 7-1

7.1.2 Functions of Major Registers

Program counter (PC): 16 bits
 Holds address of next instruction.

2. Stack pointer (SP): 16 bits

Holds address of the top of the stack memory in DRAM.

Index register (IX and IY): 16 bits

Used for index addressing.

4. Memory refresh register (R): 8 bits
Holds refresh address of DRAM. Lower seven bits are automatically incremented on execution of op code fetch cycle.

Interrupt page address register (I): 8 bits
 Holds high-order 8 bits of the indirect address used for interrupt mode 2.

7.1.3 Timing

An instruction is normally executed in combination with one of the following three basic machine cycles:

- Instruction op code fetch (MI cycle)
- (2) Memory read/write cycle
- (3) Input/output cycle
- The relation between clock, state and machine cycle is as follows.
 - 1 state = 1 clock
 - 1 machine cycle = 3 to 6 states
 - 1 instruction cycle = 2 to 6 machine cycles

7.1.4 Interrupt Function

The NMI (non maskable interrupt) line of the main CPU cannot be used because it is always pulled up by resistor R94. Therefore, only the maskable interrupt INTR line is valid in this machine. The interrupt function operates in one of the following three modes:

- Mode 0: Executes the instruction (normally RST or CALL) read in MI (mode condition after reset).
- Mode 1: Saves the content of the program counter and automatically causes a branch to 0038H.
- Mode 2: Executes an indirect CALL instruction according to the content of the index registor and the data which has been read.
- * These interrupts may not be accepted when the BUAK signal is low. (I.C., that period when the CPU is keeping the bus open).

70008 Main CPU

1. Location: MAPLE board, 4A

2. Pin Assignments




Table 7-1 70008 MAIN CPU Pin Assignments

Pin No.	Signal Name	In/Out	Function
-5 30-40	ABO-15 (Address Bus)	Tri-state output active high	A 16-bit address bus which outputs a memory address or I/O device number. It outputs the lower 7 bit D-RAM address for memory refresh.
7–10 12–15	DBO-15 (Data Bus)	Tri-state input and output active high	An 8-bit data bus which is used for data transfer between memory or an I/O device and main CPU.
27	M ₁ (Machine Cycle one)	Output active low	A signal which indicates that the starting machine cycle is the OP code fetch cycle.
19	MRQ (Memory Request)	Tri-state output: active low	A signal which indicates that the address information required for the memory read/write is output on the address bus. It is also output during memory refresh for synchronization.

Pin No.	Signal Name	In/Out	Function
20	IORQ (Input/Output Request)	Tri-state output: active low	During MI cycle Occurs when the CPU acknowledges a maskable interrupt, the external device to put the interrupt response vector on the data bus. Other than during MI cycle Indicates that the I/O device number required for this I/O read/write is output on the address bus.
21	RD (Read)	Tri-state output: active low	A signal which indicates that the data bus is in the input state. Memory or I/O device puts data on the data bus in synchronization with this signal.
22	WR (Write)	Tri-state: active low	This signal indicates that the data bus is in the output state. The data to the I/O device or memory is put on the data bus in synchronization with this signal.
28	RF (Refresh)	Output: active low	This signal indicates, during MI cycle, that the dynamic RAM refresh address is output onto the lower seven bit lines of the address bus. Dynamic RAM reads the refresh address using the MREQ signal which is output together with the RFSH signal.
18	HALT (Halt State)	Output: active low	This signal indicates that CPU has HALTed as the result of a HALT instruction execution. The INT, NMI, or RESET signal is required to leave the HALT state. CPU repeats dynamic RAM refresh by executing a NOP instruction, even while in the HALTed state.
24	WAIT (Wait)	Input: active low	CPU remains in the WAIT state while this signal is active. A low speed memory or I/O device can be directly connected to CPU by using this signal. No memory refresh is performed during the WAIT state.

Pin No.	Signal Name	In/Out	Function
16	(Interrupt Request)	Input: active low	An interrupt request signal. When this signal becomes active, CPU enters the interrupt processing program after the current instruction has been executed.
17	NMI (Non Maskable Interrupt)	Input-negative: edge triggered	A non-maskable interrupt request signal. When this signal becomes active, CPU jumps to address 0066 ₀₈ after the current instruction has been executed, regardless of whether interrupt is enabled or not. The NMI signal has a priority over the INT signal.
26	RS (Reset)	Input: active low	Resets CPU when active.
25	BURQ (Bus Request)	Input: active low	When active, this signal causes CPU to force the address bus (Ao-15), data bus (Do-2), and tristate system control terminals (MREQ, IORQ, RD, and WD) in the high impedance state, freeing the external buses for another device. The BUSRQ signal has priority over the NMI signal.
23	BUAK (Bus Acknowledge)	Output: active low	When active, this signal indicates that CPU has forced the address bus, data bus, and tristate system control terminals in the high impedance state.
6	CLK (Clock)	Input	A 0/+5V single-phase clock signal

7.2 Slave CPU 6303

6303 is a 6800-series, 8-bit, C-MOS CPU. It incorporates a 4kB masked ROM which contains programs for controlling the microcassette tape drive, ROM capsule, V-RAM, LCD display unit, serial interface, and speaker. A mode six (Multiplexer Partial/Decode) is selected for the control operations. Stand-by and sleep modes, unique to 6303, are not used.




Fig. 7-2 6303 Slave CPU Functional Block Diagram

Port 4

This computer uses a crystal oscillator for a 2.4576 MHz clock signal. The slave CPU operates with the 614.4 kHz system clock signal which is internally quartered from the primary frequency of 2.4576 MHz. The table opposite shows the port assignment.

Port	Assignment	
Port 1	Parallel I/O terminal	
Port 2	Serial I/O terminal	
Port 3	Address/data terminal	
i		

Address terminal

Table 7-2

Pin No.	Signal Name	In/Out	Function
30	DA7	In Out	Data address bus
31	DA6	In Out	Data address bus
32	DA5	In Out	Data address bus
33	DA4	In Out	Data address bus
34	DA3	In Out	Data address bus
35	DA2	In Out	Data address bus

Pin No.	Signal Name	In/Out	Function
36	DA1	(n Out	Data address bus
37	DAO	În Out	Data address bus
38	R/W	Out	Read/Write
39	AS	Out	Address strobe
40	E	Out	ENABLE

7.3 Sub-CPU 7508

This is a 4-bit, C-MOS CPU which incorporates a masked ROM, timer, and serial interface, etc. This CPU is always backed up by the battery, regardless whether power is on or off, it provides the following control functions:

- 1. Power on/off (POWER switch and an associated program)
- 2. Keyboard scanning and auto-repeat
- 3. RESET switch
- 4. Temperature and battery voltage sensing
- D-RAM refresh
- 6. Clock (calendar and alarm services)

The sub-CPU exchanges data with the main CPU in a bit-serial fashion via the gate array GAH40M. Fig. 7-3 is a functional block diagram of the sub-CPU. Table 7-4 lists the terminal signals and summarizes their functions.




Fig. 7-3

7508 (Sub-CPU)

1. Location: MAPLE Board, 2E

2. Pin Assignments




Table 7-4 7508 SUB-CPU Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	× 2	ln	Unused.
2	P20	Out	GAH40M SIOR access control – H: 7508, L: Main CPU
3	P21	Out	A-D converter 7001 Chip Select - mode switching between address data and A-D conversion.
4	P22	Out	Ready signal
5	P23	Out	A-D converter 7001 power on/off
6	P10	ln	Key return 0
7	P11	In	Key return 1
8	P12	ln	Key return 2
9	P13	ln	Key return 3
10	P30	Out	Key scan control
11	P31	Out	Key scan control
12	P32	Out	Key scan control
13	P33	Out	Key scan control
14	P70	Out	Power ON/OFF

Pin No.	Signal Name	In/Out	Function
15	P71	Out	Data write - prevents FF latches in gate array at power off.
16	P72	Out	Data write – D-RAM refresh control signal during power off.
17	P73	Out	Data CAS
18	RS	ln l	Reset signal input
19	CL1	In	Clock signal input
20	vc	In	+5V (Battery voltage: VB) terminal
22	CL2	ln	Clock signal input
23	POO/INTO	In	POWER switch
24	SCK	Out	Shift clock signal output – used for A-D conversion data/main CPU command read.
25	so	Out	Serial data output
26	SI	In	Serial data output
27	P60	In	RESET switch
28	P61	ln	Charge start detection
29	P62	In	Analog interface trigger input
30	P63	In	Test point
31	P50	In	Key return 4
32	P51	In	Key return 5
33	P52	ſn	Key return 6
34	P53	(n	Key return 7
35	P40	Out	Reset signal – initializes main CPU and slave CPU, etc. via GAH40.
36	P41	Out	Charge mode control – normal/trickle charge.
37	P42	Out	Auxiliary battery backup enable/disable control.
38	P43	Out	Interrupt to main CPU
39	G	in	Ground terminal
40	X 1	In	External clock signal input – 1 kHz
		<u>'</u>	1

7.4 Gate Array GAH40D

GAH40D is the gate array for D-RAM control. It controls memory access and memory refresh. It also incorporates a clock frequency divisor which divides 9.8 MHz input to 4.9 MHz, 2.45 MHz, 32 KHz and 1 KHz of clock frequency. Fig. 7-4 shows an internal block of diagram of the GAH40D.




Fig. 7-4

The BANK 0/1 signal is provided from the gate array GAH40M. The main CPU sends this signal by writing bit 0 to I/O address 00. (0: bank 0, 1: bank 1)
BK2 signal is provided from the option unit.

.....

GAH40D

- 1. Location: MAPLE Board, 6A
- 2. Pin Assignment




Table 7-5 GAH40D Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	N/C	-	Not used.
2	N/C	_	Not used.
3	AB12	In	Address bus 12
4	N/C	-	Not used.
5	AB 6	In	Address bus 6
6	AB 13	In	Address bus 13
7	AB 5	In	Address bus 5
8	RST	In	Reset input from sub-CPU 7508. Whole reservignal RSQ is generated from this signal.
9	DRA 2	Out	DRAM address 2 (10)
10	DRA 1	Out	DRAM address 1 (9)
11	AB 14	ln	Address bus 14
12	G	-	Ground

Pin No.	Signal Name	In/Out	Function
13	AB 4	ln	Address bus 4
14	AB 15	ln	Address bus 15
15	AB 3	ln	Address bus 3
16	DRA 0	Out	DRAM address 0(8)
17	RAS1	Out	Low address stroke: RAS signal to RAS.
18	W1	Out	Write enable: WE signal to DRAM.
19	AB 2	ln	Address bus 2
20	AB 1	ln	Address bus 1
21	AB O	ln	Address bus 0
22	N/C	_	Not used
23	N/C	<u>-</u>	Not used
24	N/C	_	Not used
25	RD	I n	Read signal
26	CSROM	Out	IPL ROM chip select signal
27	MR	Out	Memory read signal
28	Z-INT	Out	Interrupt request signal to main CPU
29	Z-RF	ŀn	Refresh signal from main CPU
30	vc	_	Circuit voltage (+5V)
31	HLTA	In	Halt signal
32	M1	ln	Indicates that main CPU is in machine cycle 1 (opcode fetch)
33	MRQ	ln	Memory request signal
34	RSO	Out	System reset signal resets the whole machine.
35	DRA 3	Out	DRAM address 3 (11)
36	N/C	<u>-</u>	Not used
37	N/C	_	Not used
38	DRA 7	Out	DRAM address 7 (15)
39	N/C	_	Not used

Pin No.	Signal Name	In/Out	Function
40	RF	Out	Refresh signal for DRAM
41	DRA 4	Out	DRAM address 4 (12)
42	DRA 5	Qut	DRAM address 5 (13)
43	DRA 6	Out	DRAM address 6 (14)
44	CAS1	Out	Column address strobe: CAS signal to DRAM
45	S-INT	In	Interrupt signal from gate array GAH40M. Generates Z-INT signal and causes an interrupt to main CPU.
46	BANK 1/0	In	Bank 0: Bank select signal from gate array GAH40M. Bank 0 at low level and IPL ROM is selected at AB15.
47	G		Ground
48	4.9 M	Out	Clock output gained by dividing 9.8 MHz clock. Supplied to SED1320.
49	9.8 M	In	Clock input of 9.8404 MHz
50	2.45 M	Out	Clock output by dividing 9.8 MHz clock into four. Clock for main CPU.
51	1KC	Out	Clock output by dividing 32 KHz clock to 32. Clock for sub-CPU 7508.
52	TEST	In	Test terminal. Normally kept low.
53	OFF	In	Initializes signal for the whole internal circuit. At high level, initializes all FFs. Hold 4.9 M, 2.45 M, CS ROM, RD and Z-INT at high level and others inactive. Outputs RSO.
54	32K	ln	Basic clock input of 32.768 KHz. Generates 1 KC (Clock).
55	DW	ln	Data write signal. W1 (write enable) control data supplied from sub-CPU 7508 when main CPU is on standby.
56	DCAS	I n	Data CAS. CAS 1 control data supplied from sub-CPU 7508 when main CPU is standby.
57	N/C	_	Not used
58 j	N/C	-	Not used

Pin No.	Signal Name	In/Out	Function
59	N/C		Not used
60	N/C	_	Not used
61	N/C	–	Not used
62	N/C		Not used
63	N/C	_	Not used
64	BK2	In	DRAM select signal from option unit.
65	VC	-	Circuit voltage (+5V)
66	AB 10	ln	Address bus 10
67	AB 9	In	Address bus 9
68	AB 8	ln	Address bus 8
69	AB 11	ln	Address bus 11
70	AB 7	ln	Address bus 7

7.5 Gate Array GAH40M (E01031AA)

This gate array incorporates the following functional blocks; the operation is controlled by the Z80 main CPU.




Fig. 7-5

As shown in Fig. 7-5, this gate array includes the address decoder, the 7508 interface, an interrupt controller, a timer and baud rate generator, and I/O ports for the RS-232C and the LED display.

			Tal
·		Write	
00	CTLR1		
7	BRG 3	Baud rate gene	rator select 3 timer
6	BRG 2	Baud rate gene	rator select 2 timer
5	BRG 1	Baud rate gene	rator select 1 timer
4	BRG 0	Baud rate gene	rator select 0 timer
3	SWBCD	Barcode r	eader switch timer
2	BCD1 (µp)	Barcode n	node select 1 timer
1	BCKO (dow	n) Barcode n	node select 0 timer
0	BANKO		Bank switching
01	CMDR		
7			
6	***************************************		
5			
4	1		
3			
2	1: reset OV	/F(Pulse)	timer
1	1: reset RO	YSIOFF(Pulse)	SIQ
0	1: set RDY	SIOFF (Pulse)	SIQ
02	CTLR2		
7			
6	***************************************	·····	
(9)	AUX	Exter	nal auxiliary output
•	INHRS Inhib	oit RS-232C	R\$232
3	SWRS RS-2	232C switch	RS232
2	LED2		LED
①	LEDI		LED
0	LED0		LED
03			
	T		/
] :		
• • • • • • • • • • • • • • • • • • • •			

	Read
00	CLR · C
7	ICR7
6	ICR6
5	ICR5
4	ICR4
3	ICR3
2	ICR2
1	ICR1
0	ICRO
01	CRH - C
7	ICR15
6	ICR14
5	ICR13
4	ICR12
3	ICR11
2	ICR10
1	ICR9
0	ICR8
02 1	CRL · B
7	ICR7
6	ICR6
5	ICR5
4	ICR4
3	ICR3
2	ICR2
1	ICR1
0	ICRO
03 1	CRH · B
7	ICA15
6	ICR14
5	ICR13
4	ICR12
3	ICR11
2	ICR10
1	ICR9
0	ICR8

.......

	Write
04 (ER
7	
6	
5	IER5 (INTEXT enable)
4	IER4 (INTOVF enable)
3	IER3 (INTICF enable)
2	IER2 (INT 6303 enable)
1	IER1 (INT 82C51 enable)
0	IERO (INT 7508 enable)
05	
06	SIOR
06 : 7	SIOR SIO 7
7	SIO 7
7 6	SIO 7 SIO 6
7 6 5	SIO 7 SIO 6 SIO 5
7 6 5	SIO 7 SIO 6 SIO 5 SIO 4
7 6 5 4	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3
7 6 5 4 3 2	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2
7 6 5 4 3 2	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1
7 6 5 4 3 2 1	SIO 7 SIO 6 SIO 5 SIO 4 SIO 3 SIO 2 SIO 1

Read				
04 I\$R				
7	0		,	
6	0			
⑤	INT 5 (INTEXT)	External inter	rupt	
4	INT 4 (OVF)	Overflow flag	timer	
3	INT 3 (ICF)	Input capture	flag timer	
2	INT 2 (INT 6303)	6303 interrup	ot	
①	INT 1 (INT 82C51)	82C51 intern	upt	
	(NTO (INT7508)	7.5	508 interrupt	
05 5	STR			
7				
6				
5				
4				
3	RDYSIO	SIO ready	SIO	
2	RDY	ready	SIO	
①	BRDT	Barcode read	er data timer	
O	BANKO	BANKO		
06 8	SIOR			
7	SIO 7			
6	SIO 8			
5	SIO 5			
4	SIO 4			
3	\$10.3			
2	SIO 2			
1	SIO 1			
0	SIO 0			
07			During interrupt	
			1	
			1	
	!		1	
			1	
	!		Vect 2	
	Interrup	t vectoring	Vect 1	
			Vect	

(1) Address Decoder

The address decoder performs each register specification, chip select signal output control of 82C51 (2C) and SED1320 (7C), decoding of I/O read/write signals, etc.




Fig. 7-6

As shown in Figure 7-6, the main CPU can directly select internal registers via four address lines. The CS signals of the 82C51 and SED1320 are also controlled by the I/O address decoder via this registers.

(2) Interrupt Controller

Fig. 7-7 shows six kinds of interrupt input, two of which are used for internal timer interrupt. Priority and vector addresses are assigned to each interrupt signal as shown in the table below.

Table 7-7 Priority and Vector Addresses

Prior- ity	Signal Name	Description	Interrupt vector D7 6 5 4 3 2 1 0	Corresponding mask IER (04)	Corresponding status ISR (04)
1 1		(INTEXT) External pin: request from external expansion board	11111010	IER5	ISR5
	INT4	(OVF) Inside: FRC overflow	11111000	IER4	ISR4
	INT3	(ICF) Inside: ICR bar code trigger	11110110	IER3	ISR3
:	INT2	(INT6303) External pin: request from 6303	11110100	IER2	ISR2
	INT1	(INT82C51) External pin: request from 82C51	11110010	IER1	ISR1
High	INTO	(INT7508) External pin: request from 7508	11110000	IERO	ISR0




Fig. 7-7

This interrupt controller controls each interrupt acknowledge and mask operation at bit setting for IER. When an interrupt occurs, a vector address is output on the data bus.

(3) Timer and baud rate generator.

An 2.4576 MHz clock supplied from the outside is divided into a basic clock of 614.4 KHz (1.6276 μ sec) which operates the free running counter (FRC). FRC is a counter of 16 bits; the low-order, 8 bit output of the FRC Cover is also used for the RS-232C transmit/ receive clock.




Fig. 7-8

When reading the content of FRC, it is necessary to latch the content to ICR (Input Capture Register) by reading address 00H. Because the counter consists of 16 bits, address 00H (low-order 8 bits) and 0IH (high-order 8 bits) must be read separately.

Bits 1 and 2, set to the control register, combined with input data cause a trigger signal from BRDT; this signal allows data going to ICR from FRC to be latched.

(4) 7508 interface

The 7508 interface contains the circuitry for handshaking between the parallel-serial converting register on the main CPU and 7508.




Fig. 7-9

Handshaking is performed in the internal flip-flop. When it is set, it means that the main CPU can access SIOR. When it is reset, it means that an interrupt signal is sent to the 7508 and the command set at SIOR is read by the 7508. The internal flip-flop is controlled by bits 0 and 1 of address 0IH.

After the R/W operation to/from SIOR is completed, the set status must be changed by writing to address OIH.

Address OIH Reset The main CPU sets a command to SIOR and requests processing to 7508.

Address OIH Set The power is turned on and access to Bit O RDYSIO 7508 is completed.

(5) I/O port


Power supply for the RS-232C, memory bank switching, and LED display on keyboard are controlled through the I/O port.

(RS-232C)

Fig. 7-10 controls power increases


The bits 3 and 4 of I/O address 02H.

 $\pm\,8V$ output is controlled by the INHRS signal, and is performed in order to inhibit output voltage on the line during saturation time.



(Bank switch)

The address space of the main CPU can be changed using bit 0 of I/O address 00H as shown below.




(LED display)

ON/OFF operation of shift mode LED on the keyboard is controlled using bits 0 to 2 of address 02H. (Bit ON drives the corresponding LED.)

GAH40M

1. Location: MAPLE Board, 4C

2. Pin assignments



Note: Pins 25 and 59 are cut.

Table 7-9 GAH40M Pin Assignments

Table 7-5 darittown in Assignments					
Pin No.	Signal Name	In/Out	Function		
1	DB6	In/Out	Data bus 6		
2	DB1	In/Out	Data bus 1		
3	ĪR	Out	Indicates that data is being output according to main CPU instruction (RS-232C → main CPU).		
4	DB 0	In/Out	Data bus 0		
5	DB 2	In/Out	Data bus 2		
6	CSOE	Out	SED1320 chip select signal		
7	RS	In	Reset input: Supplied from GAH40D.		
8	ĪW	Out	Indicates that data is being input according to main CPU instruction (main CPU → RS-232C).		
9	N/C	_	Not used.		
10	TXC	Out	Baud rate control clock (for RS-232C).		

	**************************************	·····	***************************************
Pin No.	Signal Name	In/Out	Function
11	ĪNTO	In	Sub-CPU 7508 interrupt signal
12	SWBCD	Out	Barcode power supply (+5V) switching sig- nal
13	RXC	Out	Clock which controls receive character synchronization (RS-232C).
14	BCD	In	Bar code read data
15	CSIO	In	HIGH: Indicates that sub-CPU 7508 can access SIOR. LOW: Indicates that main CPU can read/write.
16	SI	l n	Serial data input from sub-CPU 7508.
17	SO SO	Out	Serial data output to sub-CPU 7508.
18	S-INT	Out	Interrupt signal to main CPU. Gives an interrupt via GAH40D (Z-INT signal).
19	DB 5	In/Out	Data bus 5
20	DB 3	In/Out	Data bus 3
21	N/C	_	Not used.
22	N/C	_	Not used.
23	N/C	_	Not used.
24	N/C	_	Not used.
25	N/C	-	Not used.
26	SWRS	Out	Switching signal for RS-232C power supply
27	INHRS	Out	Controls output voltage during power saturation time of RS-232C.
28	OFF	In	Power off. To prevent latch-up by isolating output in high impedance.
29	G	_	Ground
30	TEST	In	Test terminal. Normally kept low level.
31	N/C	-	Not used.
32	AUX	Out	RS-232C transmit/receive line control

Pin No.	Signal Name	In/Out	Function
33	INT 1	ln	Serial controller 82C51 interrupt signal
34	INT 5	ln	Interrupt signal from option unit
35	N/C	_	Not used.
36	SCK	ln	Data transmit/receive shift clock against SIOR register. Provided from sub-CPU 7508
37	ĪNT 2	lη	RS-232C CD signal interrupt signal
38	RD	ln	Read signal: Synchronized to AND of IORO. Outputs data on data bus.
39	AB 1	ln	Address bus 1
40	WR	ln	Write signal: Synchronized to AND of IORQ. Outputs data on data bus.
41	INTS	Out	Interrupt signal to sub-CPU 7508
42	AB O	ln	Address bus 0
43	ROY	ln	Ready signal of sub-CPU
44	LED 2	Out	Lamp control signal of LED on keyboard (lowest of the three)
45	AB 7	ln	Address bus 7
46	LED 1	Out	Lamp control signal of LED on keyboard (highest of the three)
47	LED O	Out	Lamp control signal of LED on keyboard (center of the three)
48	ΙΌRΩ	ln	Main CPU in MI cycle: Request to output in- terrupt response vec- tor on data bus.
49	AB 2	In	Address bus 2
50	CSOC	Out	Serial controller 82C51 chip select signal.
51	BANKO/1	Out	Bank select signal
52	M1	In	Main CPU in machine cycle 1: Interrupt response vector is read to main CPU by AND operation with IORQ.
53	N/C	_	Not used.

Pin No.	Signal Name	In/Out	Function
54	N/C	-	Not used.
55	N/C	_	Not used.
56	DB 4	In/Out	Data bus 4
57	AB 7	ln	Address bus 27
58	DB 7	In/Out	Data bus.
59	2.45	ln	2.45 MHz clock on which timer and baud rate generator are based.
60	vc	-	Circuit voltage (+5V)

7.6 Gate Array GAH40S

Gate array GAH40S, which is controlled by the 6303 slave CPU, in turn controls the microcassette tape drive, LCD controller, and ROM capsule. It consists of three segments: an address decoder, a microcassette tape drive interface, and a P-ROM interface. Figs. 7-12 through 7-14 are functional block diagrams of these blocks.

(1) Address decoder block




Fig. 7-12 Address decoder block diagram

(2) P-ROM interface block




Fig. 7-13 P-ROM Interface Block Diagram





Fig. 7-14 Microcassette Tape Drive Interface Block Diagram

GAH40S

1. Location: MAPLE Board, 13E 2. Pin assignments



Note: Pins 25, 27 are cut.

Table 7-10 GAH40S Pin Assignments

Pin No.	Signal Name	In/Out	Function	
1	PRA 12	Out	PROM address 12	
2	PRA 14	Out	PROM address 14	
3	PRA 7	Out	PROM address 7	
4	PRA 13	Out	PROM address 13	
5	PRA 6	Out	PROM address 6	
6	PRA 8	Out	PROM address 8	
7	PRA 11	Out	PROM address 11	
8	PRA 4	Out	PROM address 4	
9	PRA 9	Out	PROM address 9	
10	PRA 5	Out	PROM address 5	
11	PRA 10	Out	PROM address 10	
12	PRA 3	Out	PROM address 3	
13	PRA 2	Out	PROM address 2	

Pin No.	Signal Name	In/ Out	Function
14	CSP 1	Out	PROM chip select.
15	PRD 0	ln	PROM data 0
16	CSP 0	: Out	Chip select
17	PRD 7	In	PROM data 7
18	PRA 1	Out	PROM address 1
19	PRA 0	Out	PROM address 0
20	PRD 6	ln.	PROM data 6
21	PRD 1	In	PROM data 1
22	PRD 4	In	PROM data 4
23	PRD 3	ln .	PROM data 3
24	PRD 2	ln .	PROM data 2
25	PRD 5	I n	PRD data 5
26	MTDA	Out	Microcassette drive motor control signal A
27	MTDB	Out	Microcassette drive motor control signal B
28	MTDC	Out	Microcassette drive motor control signal C
29	G	_	Ground
30	N/C	-	· Not used
31	SWMCT	Qut	Microcassette power switch
32	CNTR	ln .	Counter signal from microcassette
33	RDMC	ln	Microcassette read data
34	CSLV	Out	SED1320 VRAM chip select signal. Low level when addresses 8000 to BFFF are specified.
35	N/C	_	Not used.
36	CSLC	Out	SED1320 internal register select signal. Low level when addresses 0024 to 0027 are specified.
37	AB15	ln	Slave CPU address 15
38	A814	In	Slave CPU address 15
39	N/C	_	Not used.

Pin No.	Signal Name	In/Out	Function
40	N/C	_	Not used.
41	DA 0	In/Out	Slave CPU address data bus 0
42	DA 4	In/Out	Slave CPU address data bus 4
43	DA 5	In/Out	Slave CPU address data bus 5
44	DA 6	In/Out	Slave CPU address data bus 6
45	DA 1	In/Out	Slave CPU address data bus 1
46	DA 7	In/Out	Slave CPU address data bus 7
47	DA 3	In/Out	Slave CPU address data bus 3
48	DA 2	In/Out	Slave CPU address data bus 2
49	E	Ìn	Enable signal from slave CPU 6303
50	N/C	-	Not used.
51	SWPR	Out	PROM power switch
52	TEST	-	Test terminal. Normally kept low.
53	R/W	In	Read/write signal from slave CPU 6303
54	SINT	In	Interrupt signal from SED 1320
55	AS	Qut	Address strobe signal from slave CPU 6303
56	PRD	Out	AND output from RDMC input and SMMC. Outputs RDMC input to terminal when SWMC is high.
57	N/C	_	Not used.
58	RS	In	Reset signal
59	ĬŔŌŎ	Out	Interrupt request signal to slave CPU
60	vc	-	Circuit voltage (+5V)

7.7 A-D Converter µPD7001

The μ PD7001 is an 8-bit, C-MOS serial output, analog-to-digital converter which incorporates a 4-channel analog input multiplexer. In this computer, the reference voltage is set to +2.0V, providing an effective resolution of the upper six bits. The LSB corresponds to approximately 0.03V. It employs a sequential comparison A-D conversion method, and requires a conversion time of 140μ s.

The computer assigns the analog input channels for battery voltage sensing, temperature sensing, barcode data input, and external analog signal input. Fig. 7-15 is a functional block diagram and Fig. 7-16 outlines the timing relationships among the operating signals.




Fig. 7-15 A-D Converter #PD7001 Block Diagram

Timing chart




Fig. 7-16 A-D Converter Operation Timing Chart

μPD7001

1. Location: MAPLE Board, 1D

2. Pin Assignments




Table 7-11 µPD 7001 Pin Assignments

Pin No.	Signal Name	In/Out	Function	
1	End of Conversion (EOC)	Open drain – output	High impedance while \overline{CS} is low, returns low when A – D conversion ends.	
2	Data Latch (DL)	In	Latches the multiplexer address in the shift register at its falling edge.	
3	Serial Input (SI)	In	Terminal which provides multiplexer address to be read to the shift register. The serial input data is read at the rising edge of the SCK signal.	
4	Serial Clock (SCK)	In	Controls the shift operation of the 9-bit interface shift register.	
6	Chip Select (CS)	In	Controls µPD7001's internal modes. When \overline{CS} is high: A-D conversion mode When \overline{CS} is low: Interface mode – DL, SI, \overline{SCK} , and SO, etc. have been strobed with CS. All the terminals are disabled while \overline{CS} is high.	
7	Clock (CLo)	For connection of	clock oscillation CR	
8	Clock (CL ₁)	For connection of	clock oscillation CR	
9	— (Vss)	Externally connec	t to the GND and analogue GND terminals	
10~13	Analogue input (Ao ~ As)	Analogue input pin		
14	Analogue (GND)	Ground pin for analogue input and reference input		
15	Reference input (VREF)	Used for full scale voltage setting. Supply voltage of about +2.5V.		
16	Power supply (Vcc)	Power supply pin	(+5V)	

7.8 Serial Controller 82C51

The 82C51 controls serial data transfers between the RS-232C interface and the option unit. Its operation modes vary speed of tronsfer, parity, and character length, etc., modes are controlled by a control word which is written in the 82C51 by the main CPU. Data are transferred one byte at a time. The transmit and receive clock signals are supplied from the gate array GAH40M. Figure 7-17 is a block diagram illustrating 82C51 signal flow to and from external connectors.




Fig. 7-17 82C51 Serial Controller Block Diagram

The signals to the RS-232C interface are converted to the \pm 8V (RS-232C) levels between 82C51 and the interface. The Carrier Detect (CD) signal, which is not included in the above block diagram, is connected to the interrupt port of GAH40M to interrupt the main CPU.

The 82C51 itself can support both synchronous mode (BI-SYNC) and asynchronous mode (Start-Stop system: includes start/stop bits); however, in this CPU, TXE and SYNDET/8D are not connected for SYNC character control signals.

When an asynchronous system is used, processing on the SYNC character, etc. needs to be supported by the application software.

The 82C51 cannot simultaneously process transmit/receive data to and from the RS-232C interface and option unit. Thus, the GAH40M AUX signal is provided to allow an external control for enabling and disabling the RS-232C transmit/receive lines.

82C51

1. Location: MAPLE Board, 13E

This is a serial interface, CPU-programmable, USART chip which can provide full-duplex communications.

3. Pin Assignments




Table 7-12 82C51 Pin Assignments

Pin No.	Signal Name	Signal direction	Meaning
1	D2	In/Out	Data bus 2
2	D3	In/Out	Data bus 3
3	RXD	In	Receive data (from RS-232C interface or option) unit)
4	GND	_	Circuit ground
5	D4	In/Out	Data bus 4
6	D5	In/Out	Data bus 5
7	D6	In/Out	Data bus 6
8	D7	In/Out	Data bus 7
9	TXC	ln/Out	Data bus 7
10	WR	ln	Transmitter clock
11	CS	In	Chip select
12	CD	In	Command/data
13	RD	ln	Read signal (from 82C51 to data bus)

Pin No.	Signal Name	Signal Direction	Meaning
14	RX RDY	Out	This is a CPU-programmable USART chip which is a serial interface, capable of providing full-duplex communications.
15	N/C	_	Not used.
16	N/C	-	Not used,
17	CTS	In	Clear to send
18	N/C	-	Not used.
19	TXD	Out	Transmit data
20	CLK	In	2.45M Hz cłock
21	RS	In	Reset
22	DSR	ln	Data set ready
23	RTS	Out	Request to send
24	DTR	Out	Data terminal ready
25	RXC	In	Receiver clock
26	VC	ln ln	Circuit voltage (+5V)
27	D0		Data 0
28	D 1		Data 1

7.9 SED1120 (LCD Driver)

SED1120 is the X driver of the LCD. It converts serially transmitted data to parallel data in 4-bit units and outputs drive signals to 64 segments. The internal diagram is shown in Fig. 7-18. The drive level voltage may vary according to data received via DINs 0 to 3.




Fig. 7-18

SED1120

- 1. Location: LCD Board, X1 X8
- 2. Pin Assignments
- 3. Pin Assignments




Table 7-13 SED1120 Assignments

Pin No.	Signal Name	In/Out	Function
1	S27	Out	LCD drive segment output 27
2	S26	Out	LCD drive segment output 26
3	S25	Out	LCD drive segment output 25
4	S24	Out	LCD drive segment output 24
5	S23	Out	LCD drive segment output 23
6	S22	Out	LCD drive segment output 22
7	S21	Out	LCD drive segment output 21
8	S20	Out	LCD drive segment output 20
9	S19	Out	LCD drive segment output 19
10	S18	Out	LCD drive segment output 18
11	S17	Out	LCD drive segment output 17
12	S16	Out	LCD drive segment output 16
13	S15	Out	LCD drive segment output 15

Pin No.	Signal Name	In/Out	Function
14	S14	Out	LCD drive segment output 14
15	S13	Out	LCD drive segment output 13
16	S12	Out	LCD drive segment output 12
17	S11	Out	LCD drive segment output 11
18	S10	Out	LCD drive segment output 10
19	S 9	Out	LCD drive segment output 9
20	S8	Out	LCD drive segment output 8
21	S 7	Out	LCD drive segment output 7
22	S6	Out	LCD drive segment output 6
23	S5	Out	LCD drive segment output 5
24	S4	Out	LCD drive segment output 4
25	S3	Out	LCD drive segment output 3
26	S2	Out	LCD drive segment output 2
27	S1	Out	LCD drive segment output 1
28	so	Qut	LCD drive segment output 0
29	EO	-	Not used.
30	D3	ln	Serial data 3
31	D2	<u>In</u>	Serial data 2
32	D1	ln	Serial data 1
33	DO	ln	Serial data O
34	XSCL	In	Transmission clock signal input terminal
35	LP	Latch pulse	
36	FR	Frame signal	
37	S32	Out	LCD drive segment output 32
38	S33	Out	LCD drive segment output 33
39	S34	Out	LCD drive segment output 34
40	S35	Out	. LCD drive segment output 35
41	\$36	Out	LCD drive segment output 36

Pin No.	Signal Name	In/Out	Function
42	S 37	Out	LCD drive segment output 37
43	\$38	Out	LCD drive segment output 38
44	S3 9	Out	LCD drive segment output 39
45	S40	Out	LCD drive segment output 40
46	S41	Out	LCD drive segment output 41
47	S42	Out	LCD drive segment output 42
48	\$43	Out	LCD drive segment output 43
49	S44	Out	LCD drive segment output 44
50	S45	Out	LCD drive segment output 45
51	\$46	Out	LCD drive segment output 46
52	S4 7	Out	LCD drive segment output 47
53	S48	Out	LCD drive segment output 48
54	S49	Out	LCD drive segment output 49
55	S50	Out	LCD drive segment output 50
56	S51	Out	LCD drive segment output 51
57	S52	Out	LCD drive segment output 52
58	S53	Out	LCD drive segment output 53
59	S54	Out	LCD drive segment output 54
60	\$55	Out	LCD drive segment output 55
61	\$56	Out	LCD drive segment output 56
62	S 57	Out	LCD drive segment output 57
63	S58	Out	LCD drive segment output 58
64	S59	Out	LCD drive segment output 59
65	\$60	Out	LCD drive segment output 60
66	\$61	Out	LCD drive segment output 61
67	S62	Out	LCD drive segment output 62
68	S63	Out	LCD drive segment output 63
69	VL5	ln ln	LCD drive voltage

Pin No.	Signal Name	In/Out	Function
70	VL2	IN	LCD drive voltage
71	VL3	ln	LCD drive voltage
72	VLG	ln	Ground
73	VDD	ln	+5V (Logic circuit voltage supply)
74	TEST	_	Unused.
75	E 1	ln	Enable input (corresponding to Chip Select)
76	XECL	ln	Enable transfer clock signal
77	S31	ln	LCD drive segment output 31
78	S30	ln	LCD drive segment output 30
79	S29	In	LCD drive segment output 29
80	S28	ln	LCD drive segment output 28

7.10 SED1130

SED1130 is a Y-driver of the LCD display. It converts transferred data from serial to parallel, and provides drive signals for the 64 horizontal lines.




Fig. 7-19

116 V.-74

On Y drive lines, data transferred in serial is included in the shift register bit by bit according to YSCL signals (shift clock). Then, Y drive signals corresponding to these data are output. Data transfer timing is shown in Fig. 7-20.




Fig. 7-20

When a YSCL signal is output, DIN is included in the internal shift register, an LP signal latches the content of the shift register, and the latched data is output on the Y drive line.

SED1130

- 1. Location: MAPLE Board, Y1
- 2. Pin Assignments




Table 7-14 SED1130 Pin Assignments

Pin No.	Signal Name	In/Out	Function
1	COM 31	Out	LCD drive common output 31
2	COM 30	Out	LCD drive common output 30
3	COM 29	Out	LCD drive common output 29
4	COM 28	Out	LCD drive common output 28
5	COM 27	Out	LCD drive common output 27
6	COM 26	Out	LCD drive common output 26
7	COM 25	Out	LCD drive common output 25
8	COM 24	Out	LCD drive common output 24
9	COM 23	Out	LCD drive common output 23
10	COM 22	Out	LCD drive common output 22
11	COM 21	Out	LCD drive common output 21
12	COM 20	Out	LCD drive common output 20
13	COM 19	Out	LCD drive common output 19

Pin No.	Signal Name	In/Out	Function
14	COM 18	Qut	LCD drive common output 18
15	COM 17	Out	LCD drive common output 17
16	COM 16	Out	LCD drive common output 16
17	COM 15	Qut	LCD drive common output 15
18	COM 14	Out	LCD drive common output 14
19	COM 13	Out	LCD drive common output 13
20	COM 12	Out	LCD drive common output 12
21	COM 11	Out	LCD drive common output 11
22	COM 10	Out	LCD drive common output 10
23	сом э	Out	LCD drive common output 9
24	COM 8	Out	LCD drive common output 8
25	COM 7	Qut	LCD drive common output 7
26	COM 6	Out	LCD drive common output 6
27	COM 5	Out	LCD drive common output 5
28	COM 4	Out	LCD drive common output 4
29	сом з	Out	LCD drive common output 3
30	COM 2	Out	LCD drive common output 2
31	COM 1	Out	LCD drive common output 1
32	сомо	Out	LCD drive common output 0
33	COM 32	Qut	LCD drive common output 32
34	COM 33	Out	LCD drive common output 33
35	COM 34	Out	LCD drive common output 34
36	COM 35	Out	LCD drive common output 35
37	COM 36	Out	LCD drive common output 36
38	COM 37	Out	LCD drive common output 37
39	COM 38	Out	LCD drive common output 38
40	COM 39	Out	LCD drive common output 39
41	COM 40	Out	LCD drive common output 40

Pin No.	Signal Name	In/Out	Function
42	COM 41	Out	LCD drive common output 41
43	COM 42	Out	LCD drive common output 42
44	COM 43	Out	LCD drive common output 43
45	COM 44	Out	LCD drive common output 44
46	COM 45	Out	LCD drive common output 45
47	COM 46	Out	LCD drive common output 46
48	COM 47	Out	LCD drive common output 47
49	COM 48	Out	LCD drive common output 48
50	COM 49	Out	LCD drive common output 49
51	COM 50	Out	LCD drive common output 50
52	COM 51	ОПТ	LCD drive common output 51
53	COM 52	ОИТ	LCD drive common output 52
54	COM 53	Out	LCD drive common output 53
55	COM 54	Out	LCD drive common output 54
56	COM 55	Out	LCD drive common output 55
57	COM 56	Out	LCD drive common output 56
58	COM 57	Out	LCD drive common output 57
59	COM 58	Qut	LCD drive common output 58
60	СОМ 59	Out	LCD drive common output 59
61	COM 60	Out	LCD drive common output 60
62	COM 61	Out	LCD drive common output 61
63	COM 62	Out	LCD drive common output 62
64	COM 63	Out	LCD drive common output 63
65	D Out	_	Unused
66	VL5	I n	LCD drive voltage
67	VL4	ln	LCD drive voltage
68	VL3	lŋ	. LCD drive voltage
69	VR1	ln	LCD drive voltage

Pin No.	Signal Name	In/Out	Function
70	VR2	ln	LCD drive voltage
71	VL2	ln	LCD drive voltage
72	VL1	ln	LCD drive voltage
73	VLG	ln	Ground
74	VDD	In	+5V (Logic circuit voltage supply)
75	YSPU	In	Low impedance drive input – Normally high. When low, the externally connected resistor parallels the internal impedance, lowering the total impedance through which the line can be driven at the divided LCD voltages (VL1 – 5).
76	YDIN	ln	Serial data input
77	YSCL	ln	Transmission clock input
78	YDIS	ln	Display control input
79	FR	ln	Frame signal
80	LP	In	Latch pulse

7.11 LCD/V-RAM Controller SED1320

The gate array is the LCD driver controller which displays the LCD panel using a 6kB external V-RAM. It also provides the interface between the main and slave CPUs and the character generation capability for LCD display. Fig. 7-21 is a functional block diagram of SED1320.




Fig. 7-21 SED1320 Gate Array Functional Block Diagram

7.11.1 LCD/V-RAM Control

This gate array incorporates registers for controlling the screen pointer, etc. as well as a 1/2 clock frequency divider which generates the LCD clock signal from the 4.9 MHz input clock signal. The screen control is accomplished by a procedure in which the slave CPU 6303 sends commands/data to SED1320; the SED1320 responds with one-byte return codes.

V-RAM read/write is accomplished by the slave CPU. Data transfer to the LCD drivers is made via the DMA controller incorporated in the SED1320.

Displayed text character fonts are generated by the incorporated character generator. The used character set is determined by the DIP SW4 setting which any one of the international character sets. The switch is read at initialization.

7.11.2 Communications Between Main And Slave CPUs

When the main CPU sends a command or data to the PDIR register, the SINT signal interrupts the slave CPU via the gate array GAH40S (INTR signal). The slave CPU reads the command/data by setting the interrupt mask register in GAH40S. When data is transferred from the slave to the main CPU, the slave CPU deposits the data to the PDOR register which is read by an I/O read from the main CPU. In either direction of transfer, a handshake can be established between the two CPUs in which the CPUs can examine the state of the port data register PDIR/PDOR through a port status change or register (PSR) and control status register (CSR).

SED1320

- 1. Location: MAPLE Board, 7C
- 2. Pin Assignments




Table 7-15 SED1120 Pin Assignments

Table 7-13 GLD 1120 Fill Assignments			
Pin No.	Signal Name	In/Out	Function
1	RS	In .	System reset signal: provided from GAH40D; initializes internal registers.
2	SINT	Out	System interrupt request: causes an interrupt to slave CPU 6303 via GAH40S. SINT becomes low when command is set in PDIR register by main CPU. SINT becomes high when the slave CPU reads CSR register.
3	SCS	In	System chip select and V-RAM select signal
4	SCS1	In	System chip select: Register select signal in SED1320.
5	SE	In	System enable: Pulse at 1.63 μ sec interval
6	SAS	In	System address strobe: Latches low-order address at power fall.
7	R/W	In	System read/write signal

Pin No.	Signal Name	In/Out	Function
8	SAD 0	In/Out	System (slave CPU 6303) address data bus 0: Data is input/output synchronizing to SE signals.
9	SAD 1	In/Out	System (slave CPU 6303) address data bus 1: Data is input/output synchronizing to SE signals. Pins 10 – 14 missing
15	SAD 7	In/Out	System (slave CPU 6303) address data bus 7: Data is input/output synchronizing to SE signals.
16	SA 8	ln :	System (slave CPU 6303) address data bus 8: Data is input/output synchronizing to SE signals.
17	SA 9	In	System (slave CPU 6303) address data bus 9: Data is input/output synchronizing to SE signals.
18	SA 10	<u>In</u>	System (slave CPU 6303) address data bus 10: Data is input/output synchronizing to SE signals.
19	SA 11	ln	System (slave CPU 6303) address data bus 11: Data is input/output synchronizing to SE signals.
20	SA 12	In	System (slave CPU 6303) address data bus 12: Data is input/output synchronizing to SE signals.
21	N/C	_	Not used.
22	PCS	In	Port chip select: Provided from GAH40H
23	PWR	In	Port write (write port data 0 to 7): Provided from GAH40M.
24	PR D	ln .	Port read (read port data 0 to 7): Provided from GAH40M.
25	PA 0	In	Port address 0 (address 0 of main CPU): Selects port register.
26	PD 0	In/Out	Port data (data bus of main CPU) 0
27	PD 1	In/Out	Port data (data bus of main CPU) 1
28	PD 2	In/Out	Port data (data bus of main CPU) 2

Pin No.	Signal Name	In/Out	Function
29	PD 3	In/Out	Port data (data bus of main CPU) 3
30	PD 4	In/Out	Port data (data bus of main CPU) 4
31	PD 5	In/Out	Port data (data bus of main CPU) 5
32	PD 6	In/Out	Port data (data bus of main CPU) 6
33	PD 7	In/Out	Port data (data bus of main CPU) 7
34	LD 0	In/Out	Local data (for V-RAM) 0
35	LD 1	in/Out	Local data (for V-RAM) 1
36	LD 2	In/Out	Local data (for V-RAM) 2
37	LD 3	In/Out	Local data (for V-RAM) 3
38	LD 4	In/Out	Local data (for V-RAM) 4
39	LD 5	In/Out	Local data (for V-RAM) 5
40	LD 6	In/Out	Local data (for V-RAM) 6
41	LD 7	In/Out	Local data (for V-RAM) 7
42	LA 0	Out	Local address (for V-RAM) 0
43	LA 1	Out	Local address (for V-RAM) 1
44	LA 2	Out	Local address (for V-RAM) 2
45	LA 3	Out	Local address (for V-RAM) 3
46	LA 4	Out	Local address (for V-RAM) 4
47	LA 5	Out	Local address (for V-RAM) 5
48	LA 6	Out	Local address (for V-RAM) 6
49	LA 7	Out	Local address (for V-RAM) 7
50	LA 8	Out	Local address (for V-RAM) 8
51		Out	Local address (for V-RAM) 9
52	LA 10	Out	Local address (for V-RAM) 10
53	LCSE 1	Out	Local chip select 1 (V-RAM 11C)
54	LCSE 2	Out	Local chip select 2 (V-RAM 10C)
55	LCSE 3	Out	Local chip select 3 (V-RAM 9C)
56	N/C		Not used.

Pin No.	Signal Name	In/Out	Function
57	N/C	-	Not used.
58	LWE	Out	Local read/write signal: Read/write signals for V-RAM. Low level gives write signal.
59	YSPU	Out	Y speed up signal: LP signal with timing shifted by a half cycle. Output at an interval of approx. 280 μsec. Has an on-time of approx. 10μ.
60	YDO 0	Out	Y data: Y line data for LCD display
61	YSCL	Out	Y shift clock: Shifts Y data to falling edge of clock to be shifted. Output at an interval of approx. 280 µsec.
62	YDIS	Out	Y display: Displayed on LCD when HIGH.
63	FR	Out	Frame signal: Connected to XY driver.
64	LP i	Out	Latch pulse signal: Connected to XY driver. Latches data at falling edge. Output at an interval of approx. 280 µsec.
65	XSCL	Out	X shift clock: Shifts X data
66	XDO	Out	X data 0: X line data for LCD display.
67	XD 1	Out	X data 1: X line data for LCD display.
68	XD 2	Out	X data 2: X line data for LCD display.
69	XD3	Out	X data 3: X line data for LCD display.
70	XECL	Out	X enable clock. Output 8 pulses at an interval of approx. 280 µsec.
71	VC	_	Circuit voltage (+5V)
72	N/C	_	Not used.
73	LOSC	In	Local clock (4.8 MHz)
74	N/C	_	Not used.
75	G		Circuit ground

Pin No.	Signal Name	In/Out	Function
76	LCK O	Out	Local clock 0: External clock for slave CPU 6303. 2.45 MHz obtained by dividing LOSC into two frequencies.
77	G	_	Circuit ground
78	G	_	. Circuit ground
79	N/C	-	Not used.
80	N/C	_	Not used.

7.12 DRAM μPD4265

This DRAM is a 64K \times 1 bit quasi-CMOS chip, which reduces power consumption. It is used only at the output section. It can be refreshed in two modes: an automatic, self refresh, which uses the $\overline{\text{RF}}$ signal at pin 1; and a hidden refresh, which uses the $\overline{\text{CAS}}$ signal at pin 15. While power is off, the sub-CPU 7508 provides three modes for saving reducing power consumption. Those modes are automatically selected depending on sensed ambient temperature.

Figs. 7-22 and 7-23 respectively show the Timing relationships among major control signals in the read and write cycles.

(Read cycle)




Fig. 7-22 DRAM Read Cycle Operation Timing







Fig. 7-23 DRAM Write Cycle Operation Timing




SELF REFRESH CYCLE (0°C TO 70°C)



SELF REFRESH CYCLE (O'C TO 45°C)



SELF REFRESH CYCLE (0°C TO 25°C)



7-58




Fig. 7-28

HIDDEN REFRESH




Fig. 7-29

μ PD4265

1. Location: MAPLE Board, 4D - 7D And 4E - 7E MAP-RF, 10A - 17A And 10B - 17B

2. Pin Assignments




Table 7-16 µPD4265 Pin Assignments

	Table 7-10 µl D-2001 iii Assignments			
Pin No.	Signal Name	In/Out	Function	·
1	RF	ln	Refresh	
2	DI	ln	Data IN	
3	W	ln	Write enable	
4	RAS	In	ROW address strobe	
5,6,7	A0 ~ A2	ln	Address	~*************************************
8	VDD	In	+5V (circuit voltage)	
9 ~ 13	A3~A7	ln	Address	
14	DO	Out	Data out	······································
15	CAS	ln	Column Address strobe	
16	VSS	ln .	Ground	
8 9 ~ 13 14 15	VDD A 3 ~ A 7 D 0 CAS	In In Out In	+5V (circuit voltage) Address Data out Column Address strobe	

7.13 V-RAM 6117

The 6117 is a 2048 x 8 bit C-MOS static RAM. This computer has three 6117 RAMs, totalling a 6KB capacity, which are used mainly as LCD memory. All the V-RAMs are backed up by the battery and can hold stored data if power is turned off. The RAMs are accessed via the slave CPU 6303. A functional block diagram of V-RAM circuitry is illustrated in Fig. 7-30. Fig. 7-30 is a functional block diagram of 6117.




Fig. 7-30 6117 V-RAM Block Diagram

6117PE

1. Location: MAPLE Board, 9C, 10C, 11C

2. Pin Assignments




Table 7-17 6117PE Pin Assignments


Pin No.	Signal Name	In/Out	Function
1	AB 7	ln	Address 7
2	AB 6	ln	Address 6
3	AB 5	In	Address 5
4	AB 4	ln	Address 4
5	AB3	ln	Address 3
6	AB 2	ln	Address 2
7	AB 1	ln .	Address 1
8	AB O	ln	Address 0
9	DO	In/Out	Data 0
10	D 1	In/Out	Data 1
11	D 2	In/Out	Data 2
12	N/C	_	Not used.
13	D 3	In/Out	Data 3

Pin No.	Signal Name	In/Out	Function
14	D 4	In/Out	Data 4
15	D 5	In/Out	Data 5
16	D 6	In/Out	Data 6
17	D 7	In/Out	Data 7
18	CE 1	In	Chip enable 1
19	AB 10	ln	Address 10
20	CE 2	ln	Chip enable 2
21	WE	ln	Low level: Write High level: Read
22	A8 9	ln	Address 9
23	AB 8	ln	Address 8
24	Vcc	_	Circuit voltage (+5V)

7.14 Other ICs


The circuit diagrams of the other ICs used in this computer are shown in the following:

75188




(Pin 1: Voc, 7: GND)


4093BP




4011UBP





(Pin 7: Vss, 14: Voo)





 $Y = A \oplus B = \overline{A}B + A\overline{B}$
















MAP-MC BOARD Y203202001 (A)






















MAP-LD BOARD Y 203204001 (A)











EPSON CORPORATION BUSINESS & INDUSTRIAL INSTRUMENT DIVISION

EPSON OVERSEAS MARKETING LOCATIONS

EPSON AMERICA, INC.

3415 Kashiwa Street Torrance, CA 90505 U.S.A. Phone: (213) 539-9140

Telex: 182412

EPSON UK LTD.

Dorland House 388 High Road

Wembley, Middlesex, HA9 6UH, U.K.

Phone: (01) 902-8892 Telex: 8814169

EPSON DEUTSCHLAND GmbH

Am Seestern 24 4000 Düsseldorf 11 F.R. Germany

Phone: (0211) 5952-0 Telex: 8584786

EPSON ELECTRONICS (SINGAPORE) PTE., LTD.

No. 1 Maritime Square, # 02-19

World Trade Centre Singapore 0409 Phone: 2786071/2 Telex: 39536

EPSON ELECTRONICS TRADING LTD.

Room 411, Tsimshatsui Centre East Wing 66, Mody Road Tsimshatsui, Kowloon, Hong Kong

Phone: 3-694343/4 3-7213426/7 3-7214331/3

Telex: 34714

EPSON ELECTRONICS TRADING LTD. **TAIWAN BRANCH**

1-8F K.Y. Wealthy Bldg., 206 Nanking E. Road, Sec. 2, Taipei, Taiwan, R.O.C.

Phone: 536-4339 536-3567 Telex: 24444

EPSON FRANCE S. A.

114, Rue Marius Aufan 92300 Levallois-Perret France

Phone: (1) 758-77-00

Telex: 614169

EPSON AUSTRALIA PTY, LTD.

Unit 3, 17 Rodborough Road Frenchs Forest, Sydne, N.S.W. 2086

Australia

Phone: (02) 452-5222

Telex: 75052

